高い2次実装信頼性を有する樹脂応力緩和層型 ウエハレベルチップサイズパッケージの開発

橋元 伸晃*,田中 秀一*,大栢 俊平*,伊東 春樹*

Development of Resin Stress Buffer Layer Type Wafer Level Chip Size Package with High Reliability for Board Level Test

Nobuaki HASHIMOTO*, Shuichi TANAKA*, Shunpei OGAYA* and Haruki ITO*

*セイコーエプソン株式会社先端技術開発センター(〒399-0295 長野県諏訪郡富士見町富士見1010)

* Advanced Technology Development Center, Seiko Epson Corporation (1010 Fujimi, Fujimimachi, Suwa-gun, Nagano 399-0295)

Abstract

Remarkable progress has been made in the development of electronic devices, especially in portable applications. This field requires packaging technologies that allow for smaller structures with higher density. To satisfy this demand, a W-CSP (Wafer-level Chip Size Package) with a resin stress buffer layer has been developed. The incredibly small package size and simple structure of the W-CSP creates an important issue: how to decrease thermal mechanical stress caused by differences in the coefficient of thermal expansion between the IC chip and the daughter substrate. In this paper, we describe the development of a W-CSP structure that includes a resin stress buffer layer with high thermal cycle reliability for BLTs (Board Level Tests), using thermal mechanical analysis and a novel W-CSP structure with two redistribution circuit layers. The lifetime of this novel structure is twice as long as that of an ordinary W-CSP for a thermal cycle BLT.

Key Words: Wafer Level Package, Design, Reliability, Simulation, Board Level Test