

Message from the Editor

This is the seventh volume of Transactions of The Japan Institute of Electronics Packaging (Trans. JIEP, English version). Trans. JIEP was first published in 2008. It aims to provide the information on electronics packaging (Jisso) technologies that includes assembling, packaging, mounting, interconnection, electromagnetic characteristics, and so on, to share new ideas and achievements with worldwide engineers and scientists in these areas. By an effort of former editors-in-chief, Prof. H. Tomokage, Prof. I. Koiwa and Dr. K. Hashimoto, Trans. JIEP has firmly established its status as a representative technical journal in the Jisso technologies.

This-year's volume contains 18 technical papers and one tutorial paper. These papers involve various newest Jisso technologies such as 3-D packaging, optical interconnection, thermal management, power electronics and so on. We are sure that they will provide much valuable and helpful information to you. Although all the papers in this volume are from Japanese engineers, we surely welcome the submission of high-quality papers from overseas countries. We hope that you can publish your important and remarkable achievements through Trans. JIEP, so that we can stimulate each other by sharing the ideas and technologies through Trans. JIEP, and make it become a true international journal in the Jisso technologies. The deadline of manuscript submission for the next volume is planned in the end of June, 2015. We are waiting for your submission.

Finally, as the editor-in-chief, I would like to express my sincere appreciation to all the authors for their contributions, and to all the reviewers and all the editorial committee members for their hard voluntary work on this publication.

December 10, 2014

Jianqing Wang Editor-in-Chief Transactions of The Japan Institute of Electronics Packaging Professor, Nagoya Institute of Technology

Transactions of The Japan Institute of _____ Electronics Packaging

Vol. 7 No. 1 DEC. 2014 ISSN 1883-3365

CONTENTS

Preface – Message from the Editor / Jianqing WANG	
Technical Papers	
Investigation of Formation and Growth Behavior of Cu/Al Intermetallic Compounds during Isothermal Aging	
/ Omid MOKHTARI, Min-Su KIM, Hiroshi NISHIKAWA, Fumiyoshi KAWASHIRO, Satoshi ITOH,	1
Takehiko MAEDA, Tetsuya HIROSE, and Takaki ETO	1
	0
/ Yoshiyuki ARAI, Masatsugu NIMURA, and Hajime TOMOKAGE	8
Electrical Characteristics of Build-up Substrates with New Via Structures	14
/ Tomoyuki AKAHOSHI, Daisuke MIZUTANI, Motoaki TANI, Kenichirou ABE, Shunji BABA, and Masateru KOIDE	— 14
Thermal Transient Test Based Thermal Structure Function Analysis of IGBT Package	
/ Yafei LUO, Yasushi KAJITA, Tomoyuki HATAKEYAMA, Shinji NAKAGAWA, and Masaru ISHIZUKA	20
Effect of Filler Content and Coupling Agent on Mechanical Properties of Underfill Material	
/ Hironao MITSUGI, Shinya KITAGOH, Ikuo SHOHJI, and Shinji KOYAMA	25
Locally Shielded Differential-Paired Lines with Bend Discontinuities for SI and EMI Performances	
/ Yoshiki KAYANO, Masashi OHKOSHI, Takuya WATABE, and Hiroshi INOUE	32
A Varifocal Lens Using an Electrooptic $KTa_{1-x}Nb_xO_3$ Crystal with a Microsecond Order Response Time	
/ Tadayuki IMAI, Takahiro INAGAKI, Jun MIYAZU, Sohan KAWAMURA, and Junya KOBAYASHI	39
Self-Written Waveguide Technology with Light-Curable Resin for Easy Optical Interconnection	
/ Osamu MIKAMI, Tadayuki ENOMOTO, Yukinobu SOEDA, and Chiemi FUJIKAWA	46
Calculation of Temperature Distribution of Power Si MOSFET with Electro-Thermal Analysis:	
The Effect of Boundary Condition / Risako KIBUSHI, Tomoyuki HATAKEYAMA, Shinji NAKAGAWA, and Masaru ISHIZUKA	52
MRF Modeling of Axial Fan for Thermal Simulation of Electronic Equipment	
/ Katsuhiro KOIZUMI, Tomoyuki HATAKEYAMA, Takashi FUKUE, and Masaru ISHIZUKA	58
Power Generation Enhancement with Gap Narrowing by Using a Nested Flip-Chip	
Assembly in a Millimeter-Sized Microelectromechanical-System Electrostatic Vibrational Energy Harvester	
Kazuyoshi ONO, Norio SATO, Tomomi SAKATA, Shin'ichiro MUTOH, Junichi KODATE, Yoshito JIN, and Yasuhiro SATO	65
Multilayered Sn/Ag ₃ Sn Electroplating on Cu Alloys for High Reliable Electronic/Electric Materials	
Song-Zhu KURE-CHU, Tohru OGASAWARA, Hitoshi YASHIRO, Rongbin YE, Takuya HOSOKAI,	
Michimasa UCHIDATE, Eiichi SUZIKI, and Tomoyuki NAITO	79
The Fine Pitch Cu-pillar Bump Interconnect Technology Utilizing NCP Resin,	,,,
Achieving the High Quality and Reliability	
Yoshikazu SHIMOTE, Toshihiro IWASAKI, Masaki WATANABE, Shinji BABA, and Michitaka KIMURA	87
Multi-channel Hybrid Integrated Light Source for Ultra-high-bandwidth Optical Interconnections and	07
Its Structural Optimization for Low Power Consumption by Considering Thermal Interference between LD Arrays	
/ Takanori SHIMIZU, Masashige ISHIZAKA, Nobuaki HATORI, Makoto OKANO, Tsuyoshi YAMAMOTO,	24
Masahiko MORI, Yutaka URINO, Takahiro NAKAMURA, and Yasuhiko ARAKAWA	94
LSI-package Co-design Methodology for Thin Embedded-LSI Package Used as	
Bottom Package of Package-on-Package Structures	
/ Daisuke OHSHIMA, Yoshiki NAKASHIMA, Katsumi KIKUCHI, Koichi TAKEMURA, and Kazuya MASU	104
Computational Analysis on Thermal Performance of 2.5D Package / Takashi HISADA and Yasuharu YAMADA	— 114
Basic Study on Flow and Heat Transfer Performance of Pulsating Air Flow for Application to Electronics Cooling	
/ Takashi FUKUE, Koichi HIROSE, and Natsuki YATSU	— 123
Advanced Vertical Interconnect Technology Utilizing Sintered Conductive Paste-Vias for High Density Interconnects	
🗡 Tsuyoshi TSUNODA, Ryouhei KASAI, Shozo YUKI, Naoki OTA, Keisuke SAWADA,	
Yuichi YAMAMOTO, Yoshitaka FUKUOKA, and Shuji SAGARA	132
Tutorial Paper	
Measuring Method for TSV-based Interconnect Resistance in 3D-SIC by Embedded Analog Boundary-Scan Circuit	
/ Shuichi KAMEYAMA, Masayuki BABA, Yoshinobu HIGAMI, and Hiroshi TAKAHASHI	140