

ICEP2009

International Conference on Electronics Packaging

April 14 (Tue) -16 (Thu), 2009

Kyoto International Conference Center, Kyoto, Japan



The International Conference on Electronics Packaging (ICEP), of 2009 will be held from April 14th to April 16th at the Kyoto Kokusaikaikan, (the Kyoto International Conference Center), in Kyoto, Japan.

University/Plant tours are planned to various places including RITSUMEIKAN University's Micro-system Center and SR Center, as well as the TORAY Engineering Co., Ltd., (Equipment), SONY Mobile Display Corporation (LTPS; Low-Temperature Poly-Silicon), OMRON Corporation Electronic Components Company Micro-devices (MEMS), and KYOCERA SLC Technologies Corporation (PWB). These tours are planned on April 17th and are free of charge. Because the number of participants is limited, advanced registration is required. (early registration will be given priority) Optional tours around Kyoto City are also available for a reasonable fee.

The main focus of the ICEP2009 is "Collaboration". The conference will focus on the collaboration between Science, Engineering and Technology as well as collaboration between other different technologies.

The conference's technical program will include three guest speakers

and 45 technical sessions which include 17 core sessions that focus on recent trends and new areas of technology. The technical sessions include more than 170 technical papers regarding packaging technologies such as SiP/PoP, 3D packaging, and TSV/WLP, as well as Automotive Electronics concerns and information on Materials and Process issues. More than 20 student posters will also be presented. The conference promises to be a great event with something for everyone. Individuals who come to the conference will learn practical and profitable information and be able to participate in open discussions and face-to face communication.

We, the organization committee, are going to change the conference's focus to address what new paradigm shift is necessary in order to face current situations. We are looking forward to welcoming you to the conference.

"Join us and let's discuss JISSO together.", "Let's challenge for global solutions." and "Yes, we can!"

Hideyuki Nishida

ICEP2009 General Chairperson

Sponsored by:

Japan Institute of Electronics Packaging (JIEP)
IEEE CPMT Society Japan Chapter

Contact:

Secretariat of ICEP 2009


JIEP,

3-12-2 Nishiogi-kita, Suginami-ku Tokyo 167-0042, Japan

<http://www.jiep.or.jp/icep/>



IEEE COMPONENTS, PACKAGING AND
MANUFACTURING TECHNOLOGY SOCIETY



KOKUSAI
KAIKAN

KARASUMA LINE

NIJO

OIKE

TOZAI LINE

Hankyu

SHIJO
KARASUMA

KYOTO

JR

	Room A	Room B1	Room B2	Room K
09:00	<p>(10:00)</p> <p>[14A-1] High Performance Flip-Chip Packaging</p> <ol style="list-style-type: none"> 1. Packaging Technologies for High Performance Computing System (Session Invite) J.Inasaka (NEC)/Japan 2. Spatial/Transient Thermal Resistance for High Performance FC Packages (Session Invite) K.Yazawa (SONY)/Japan 3. Facing Issues for Next Generation High Density Build Up Package Fabrication and the Alternative Solutions (Session Invite) S.Koyama (Shinko Electric Industries)/Japan 4. Power Integrity Optimization for a High-performance Microprocessor in Low-cost Systems S.Suminaga, H.Mori, T.Nishio (IBM Japan) /Japan 	<p>(10:00)</p> <p>[14B1-1] Embedded Substrate I</p> <ol style="list-style-type: none"> 1. WLP-IC Embedded Multi-layer Polyimide Wiring Board S.Okude (Fujikura)/Japan 2. Development of Embedded Passive / Active Devices Technology for Simultaneous Pressing Process H.Kamiya (DENSO)/Japan 3. IMB Technology for Embedded Active and Passive Components in SIP, SiB and Single IC Package Applications R.Tuominen, T.Waris, J.Mettovaara (Imbera Electronics)/Finland 	<p>(10:00)</p> <p>[14B2-1] Optoelectronics I</p> <ol style="list-style-type: none"> 1. Adaptive Quad 10-Gbps Optical I/O Module for Power-Minimized Interconnection R.Kuribayashi, I.Hatakeyama, D.Inami, T.Hino, T.Sugimoto, K.Kurata (NEC)/Japan 2. Low-Loss, Chip-Based Optical Interconnects on Waveguide-Integrated SLC S.Nakagawa¹, H.Numata¹, Y.Taira¹, K.Kobayashi², K.Terada², M.Fukui² (¹IBM, ²Kyocera SLC Technologies)/Japan, 3. Embedded Micromirror Fabricated by Using Liquid Immersion Exposure for Thin Film Optical Interconnects K.Shimizu, T.Muranishi, J.Inoue, K.Nishio, K.Kintaka, Y.Awatsuji, S.Ura (Kyoto Institute of Technology)/Japan 	<p>[14K-1] Energy / Environment</p> <ol style="list-style-type: none"> 1. The IP Landscape for Photovoltaics C.E.Bauer, R.A.Fillion, H.J.Neuhaus (TechLead) /USA 2. Developing Direct Methanol Fuel Cell from Basic Research Results; Process View A.Suominen¹, R.Jokinen², M.Fonsell³, A.Tuominen¹ (¹University of Turku, ²Turku University of Applied Sciences) /Finland 3. Developing Direct Methanol Fuel Cell from Basic Research Results; Technical Aspects R.Jokinen¹, A.Suominen¹, M.Fonsell³, A.Tuominen¹ (¹University of Turku, ²Turku University of Applied Sciences) /Finland 4. Innovative Jisso Structure by Skeleton Circuit Structure H.Hayashi (The University of Tokyo) /Japan (10:40) <p>(10:50)</p> <p>[14K-2] Lead Free / Environment</p> <ol style="list-style-type: none"> 1. Effect of Mn Addition on Properties of Sn-Ag-Cu-In Quaternary Lead-free Solder Alloy A.-M.Yu¹, J.-K.Kim¹, J.-H.Lee², M.-S.Kim² (¹Korea Institute of Industrial Technology, ²Seoul National University of Technology, ³Inha University) /Korea 2. Inhibition of Cracking in Cu₆Sn₅ Intermetallic Compounds at Sn-Cu Lead-Free Solders and Cu Substrate Interfaces K.Nogita¹, S.Suenaga², S.D.McDonald³, H.Tsukamoto¹, J.Read¹, T.Nishimura² (¹The University of Queensland, ²Nihon Superior) /Australia, Japan 3. Impact Strength of Sn-Cu (Ni) Lead-Free Solder Ball Grid Arrays Placed on Cu Substrates H.Tsukamoto¹, T.Nishimura², S.Suenaga², S.D.McDonald³, J.Read¹, K.Nogita¹ (¹The University of Queensland, ²Nihon Superior) /Australia, Japan 4. Microstructure and Mechanical Properties of Sn-Bi Eutectic Solder S.Sakuyama (Fujitsu Laboratories)/Japan (12:30)
11:15				
11:25	<p>(11:40)</p>	<p>[14B1-2] Embedded Substrate II</p> <ol style="list-style-type: none"> 1. Feasibility Study of Designing RF Band-pass Filters Using Embedded Passives Technique on Organic Substrate K.-C.Chin (Industrial Technology Research Institute)/Taiwan 2. Experimental Study of High Speed Transmission Performance of Substrate with Embedded Active Device M.Tanaka (Dai Nippon Printing)/Japan 3. Fabrication of Thin-Film Capacitors Using Aerosol CVD for High Performance Ceramic Package Applications S.Wang, A.Hattori, Y.Ozeki, W.Zhang, H.Ogawa (Noda Screen)/Japan 	<p>[14B2-2] Optoelectronics II</p> <ol style="list-style-type: none"> 1. Multimode Polymer Optical Waveguide with Graded-Index Rectangular Cores for Optical Printed Circuit Broad T.Kosugi (Keio University)/Japan 2. Reflowable Surface Mount Optical Encoder J.Hane, Y.Kuroda, H.Fujita, T.Ito, I.Komazaki, E.Yamamoto (Olympus)/Japan 3. Reliability Improvement of Optical Devices by Using Newly Developed Highly Moisture Durable Optical Adhesives S.Mitachi (Tokyo University of Technology) /Japan 	
12:40				
12:40	<p>Lunch time</p> <p>Poster Session</p>	<p>Lunch time</p> <p>Poster Session</p>	<p>Lunch time</p> <p>Poster Session</p>	<p>Lunch time</p> <p>Poster Session</p>
13:40	<p>Japanese Noh Drama (Room A)</p>			
13:55	<p>Welcome Ceremony & Awarding Ceremony ICEP2008 (Room A)</p>			
14:25	<p>Invited Speeches (Room A)</p>			
14:25	<ol style="list-style-type: none"> 1. Packaging Technology Roadmap - An IBM Perspective Peter Brofman (IBM) 2. Memory Packaging Strategy with Sophisticated Technology Takayuki Watanabe (Akita Elpida Memory) 3. Photovoltaic as An Energy Solution Tetsuroh Muramatsu (Sharp) 			
17:35				
18:00	<p>Welcome Reception (Banquet Hall "Swan")</p>			
20:00				

	Room A	Room B1	Room B2	Room K
09:00	<p>[15A-1] Advanced Packaging I</p> <ol style="list-style-type: none"> 1. A Reliability Test on PBGA Packaging Through Piezoresistive Stress Sensor C.H.Liu¹, H.Chung¹, D.W.Yang¹, K.F.Tseng², B.J.Lwo³ (National Defense University, ¹Chin-Min Institute of Technology)/Taiwan 2. Evaluation of the Effect of Packaging Process Parameters on Semiconductor Devices with Low-k Conductive Layers T. Yamada¹, M.Masumoto², O.Horiuchi¹, H.Tomokage³ (Fukuoka Industry, Science & Technology Foundation, ²Fukuoka University)/Japan 3. The Solder Blister Control for Lead Frame Packages J.W.Chen¹, S.Lee¹, B.Appel², A.Tseng³ (Advanced Semiconductor Engineering, ²ASE(US)/Taiwan, USA 4. First Generation of Stretchable No-Light Emitting Display Based on Stretchable Electronic Technologies for Textile Application A.Fabrice (IMEC)/Belgium 	<p>[15B1-1] Embedded Substrate III</p> <ol style="list-style-type: none"> 1. Novel Approach in Design and Test of Embedded Capacitors in Organic-based Substrate for Highly Compact RF Systems-in-Package Devices C.Romero, J.Lim, Y.H.Yoon, T.Kim, S.Yi (Samsung Electro Mechanics)/Korea 2. Electrodeposition of High-k Titania Thin Films for Embedded Capacitors B.K.Roy, J.Cho (State University of New York Binghamton)/USA 3. The Nanotransfer Technology of the PZT Capacitor for the Application of Embedded Substrate S.Makino, M.Ichiki, R.Maeda, T.Suga (The University of Tokyo, AIST, JST-CREST)/Japan (10:15) <p>(10:25)</p> <p>[15B1-2] LED</p> <ol style="list-style-type: none"> 1. Refraction Index, Transmittance and Shape Dependence of Light Extraction from Near-ultraviolet Light-emitting Diode H.Hayashi (Yamaguchi University)/Japan 2. Luminous and Thermal Characteristics of High Power Near-ultraviolet LED Packages with Various Chip Arrangements K.Kamon (Yamaguchi University)/Japan 3. Analysis of Thermal Performance for High Power Light Emitting Diodes Lighting Modules W.-H.Chi, T.-L.Chou, C.-N.Han, S.-Y.Yang, K.N.Chiang (National Tsing Hua University) /Taiwan 4. Thick Film Pastes for the Manufacture of Low Cost, Insulated Aluminum Substrates for Use as Integrated Heat Sinks for High Intensity LEDs K.Takarabe (ESL Nippon)/Japan 5. The Behavior of Thermal and UV Degradation between LED Encapsulation and their Devices C.-W.Hsu, C.-H.Lin, H.-T.Li, S.-C.Huang, K.-C.Chen (Industrial Technology Research Institute)/Taiwan 	<p>[15B2-1] Interconnections I</p> <ol style="list-style-type: none"> 1. Effect of the Formation of the Intermetallic Compounds between a Tin Bump and an Electroplated Copper Thin Film on Both Mechanical and Electrical Properties of the Jointed Structures S.Jeong, K.Suzuki, H.Miura (Tohoku University) /Japan 2. Comparison of Thermal Fatigue Life of SAC Solder Joints and SnPb Solder Joints with Various Stress Ranges S.W.R.Lee, C.Yang, Y.S.Chan (Hong Kong University of Science and Technology)/Hong Kong 3. Thermomigration in Eutectic SnPb Solder Joint Y.Tao¹, Q.Cheng¹, G.-R.Tang¹, B.Wang¹, B.An¹, F.-S.Wu¹, Y.-P.Wu^{1,2} (Huazhong University of Science and Technology, ²Wuhan National Laboratory for Optoelectronics)/China 4. Concave Shape in Gold-Solder Interconnection System J.-Y.Park, E.-J.Choi, S.-C.Lee, Y.-B.Sun (Kyonggi University)/Korea 	<p>[15K-1] Electrical Solutions I</p> <ol style="list-style-type: none"> 1. Effects of Uni-axial Mechanical Stress on the Scattering Parameters of Metal-oxide-semiconductor Field Effect Transistors Y.Han¹, M.Koganemaru², T.Ikeda³, N.Miyazaki³, Y.Kiyotaka⁴, W.Choi¹, H.Tomokage⁵ (Fukuoka Industry Science & Technology Foundation, ²Fukuoka Industrial Technology Center, ³Kyoto University, ⁴Fukuoka University)/Japan 2. Bandwidth Simulation for High Speed Memory C.-P.Chen, J.-H.Cheng, W.-J.Fan, N.-C.Lin, T.-F.Su (PowerTech Technology)/Taiwan 3. Preliminary Study and Design of CMOS Diode for Electrostatic Discharge Protection N.F.Muhammad, A.Ibrahim, A.R.Ahmad, M.R.Yahya (Telekom Research & Development) /Malaysia 4. Electrical Characterization of Micro Spring Probe Card for Wafer Level Testing H.-Y. Chang (Advanced Semiconductor Engineering)/Taiwan
10:40	<p>[15A-2] Advanced Packaging II</p> <ol style="list-style-type: none"> 1. Low-Temperature Wafer Bonding by Ar-Beam Surface Activation Y.-H.Wang, S.Taniyama, T.Suga (The University of Tokyo)/Japan 2. Wafer-to-Wafer Alignment Using Moire Pattern and its Interests for 3D Integration C.Wang, T.Suga (The University of Tokyo) /Japan 3. A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area Array Based Package Types T.Leneke (Otto-von-Guericke University of Magdeburg)/Germany 4. 3D Packaging: up to 30 GHz for Integrated Antenna Front-Ends C.Drevon¹, B.Bonnet¹, P.Monfrais¹, R.Chiniard¹, C.Val¹, H.Legay¹, P.Couderc², J.-L.Cazaux¹ (Thales Alenia Space, ²3DPlus) /France 	<p>[15B1-3] Printed Electronics I</p> <ol style="list-style-type: none"> 1. Printable Electronics on Flexible Substrate by Inkjet Technology (Session Invite) S.Nishi (Konicaminolta IJ Technologies)/Japan 2. Palm Top Sized Super Fine Inkjet System and Mask Less Direct Patterning (Session Invite) K.Murata, K.Shimizu (Advanced Industrial Science and Technology)/Japan 3. Electric Conductive Film Formations by Ink-jet using Individually Dispersed Nanoparticle Ink formed by Gas Evaporation Method (Session Invite) M.Oda (ULVAC)/Japan 4. Inkjet Printing of Silver Nanopaste for Printed Electronics (Session Invite) S.Abe (Harima Chemicals)/Japan 5. Silver and Copper Nanoparticles and Their Application to Wiring Formation and Joining (Session Invite) M.Nakamoto (Osaka Municipal Technical Research Institute)/Japan 	<p>[15B2-2] Interconnections II</p> <ol style="list-style-type: none"> 1. Development of Ultrasonic Flip-Chip Bonding Interconnection Technologies for COB Modules K.Marusaki (Sharp)/Japan 2. Chip-on Flex(COF) Bonding Technology Using Tin Bumps and Non-Conductive Adhesives (NCAs) for CMOS Image Sensor Device K.-M.Harr¹, D.-H.Kim¹, Y.-M.kim¹, H.-Y.Cho¹, C.-B.Lee², J.-G.Kim², S.Ye², Y.-H.kim¹ (Hanyang University, ²Samsung Electro-Mechcnics)/Korea /Taiwan 3. Evaluating the Performance of Thermosetting Resins under Ultrasonic Bonding Process S.H.Huang¹, H.C.Chen¹, C.L.Chung¹, S.L.Fu¹, S.C.Ho², A.H.Liu², Y.J.Lee² (I-Shou University, ²ChipMOS Technologies)/Taiwan 4. An Anisotropic Conductive Adhesive Improved by Carbon Nanotubes and Its Application on RFID Tag Inlays Packaging X.-H.Cai¹, B.An¹, F.-S.Wu¹, Y.-P.Wu^{1,2} (Huazhong University of Science and Technology, ²Wuhan National Laboratory for Optoelectronics)/China 	<p>[15K-1] Electrical Solutions II</p> <ol style="list-style-type: none"> 5. A Target Impedance Profile of Power Distribution System Considering On-Chip Model N.Takahashi¹, K.Kagawa², K.Hoshino³ (IBM Japan, ²ATE Service, ³Shibaura Institute of Technology)/Japan (11:05) <p>(11:15)</p> <p>[15K-2] Electrical Solutions II</p> <ol style="list-style-type: none"> 1. The Possibility of JISO using Micro Contact S.Yoshida, S.Murata, K.Soeta (ALPS Electric)/Japan 2. High-speed Intra-Body Transmission System Using 2 - 28 MHz OFDM Modulation F.Koshiji, S.Takenaka, K.Sasaki (The University of Tokyo)/Japan 3. RFID and its Applications in Tourism T.Hu (Aizu University)/Japan
12:30	Lunch time	Lunch time	Lunch time	Lunch time
12:30	Poster Session	Poster Session	Poster Session	Poster Session
13:30	<p>[15A-3] 3D/TSV I</p> <ol style="list-style-type: none"> 1. Integration of Compliant Bump with Through-Si-Via Technology and Its Application Back-Side Illuminated CMOS Image Sensor (Session Invite) T.Asano¹, N.Watanabe², I.Tsunoda², Y.Takao¹, K.Tanaka¹, T.Higashimachi¹, Y.Yamaji¹, M.Aoyagi¹, T.Kyotani¹, H.Arao¹, Y.Kimura², K.Fukunaga², A.Ikeda¹, Y.Kuroki¹, T.Tsurushima¹ (Kyushu University, ²Fukuoka Industry Science & Technology Foundation, ³Kyushu Sangyo University, ⁴Sojo University, ⁵AIST, ⁶PMT, ⁷JGC Catalysts and Chemicals, ⁸Yoshidama Surface Finishing) /Japan 2. 3D Packaging and Interconnect Technologies at CEA-Leti Minatex (Session Invite) M.Scannell (CEA-Leti)/France 3. TSV and Wafer Level Packaging Approaches to 3D Packaging E.J.Vardaman (TechSearch International)/USA 4. Thermal Characterization of a Three-dimensional (3D) Chip Stack K.Matsumoto, Y.Taira (IBM)/Japan 5. Bonding Strength Estimation of BCB Dielectric Film in 3D Stacked IC Packages M.-C.Hsieh, C.-Y. Cheng, W.Lee, R.-M. Tain (Industrial Technology Research Institute) /Taiwan 	<p>[15B1-4] Printed Electronics II</p> <ol style="list-style-type: none"> 1. Advantages of Ink-Jet Printing in LTCC Production Technology (Session Invite) Y.Kawamura (KOA)/Japan 2. Embedded Passives with High Precision and Wide Range Build on Plastic Substrates M.Nakayama (NY Industries)/Japan 3. Advanced Fine Line Thick Film Conductors with High Conductivity and Solderability Build by Screen-printing D.K. Numakura (DKN Research)/USA 	<p>[15B2-3] Interconnections III</p> <ol style="list-style-type: none"> 1. The Semi-experiment Analysis of the Wire Sweep of a Wire Bond during the Transfer Molding Process H.-K.Kung¹, H.-S.Chen¹, H.-C.Hsu² (Cheng Shu University, ²I-Shou University)/Taiwan 2. Micro-bumping Technology by PPS Method K.Tsuruta (Serjui Metal Industry)/Japan 3. Flip Chip Assembly on 50-um-pitch Pads Soldered with Precoat by Powder Sheet H.Noma (IBM Japan)/Japan 4. Investigation on Wet-Chemical Surface-Cleaning of Au Bump for Low-Temperature Chip Stack-Bonding Using Compliant Bump T.Mori¹, N.Watanabe², T.Asano³ (Kyushu University, ²Fukuoka Industry Science & Technology Foundation)/Japan 5. Formation of Micro Au Bump Array for Flip-Chip Bonding using Electroless Au Deposition T.Yokosima¹, K.Nomura^{1,2}, Y.Yamaji¹, K.Kikuchi¹, H.Nakagawa¹, K.Koshiji¹, M.Aoyagi^{1,2}, R.Iwai¹, T.Tokuhisa³, M.Kato³ (National Institute of Advanced Industrial Science and Technology, ²Tokyo University of Science, ³Kanto Chemical)/Japan 	<p>[15K-3] Mechanical Solutions</p> <ol style="list-style-type: none"> 1. Measurement of Three-dimensional Surface Displacement Using the Digital Image Correlation with AFM Images N.Shishido, T.Ikeda, N.Miyazaki (Kyoto University)/Japan 2. Multi-angle View Visual Inspection of Solder Joints with Neural Networks M.Matsushima (Osaka University)/Japan 3. Package Warpage Simulation Using FEM Visco-Elastic and Cure Degree Coupling I.Hirata (NEC)/Japan 4. Numerical Simulation of Variable Frequency Microwave Curing of Underfill Materials T.Tilford¹, K.I.Sinclair², C.Bailey¹, M.P.Y.Desmulliez³ (University of Greenwich, ²Heriot-Watt University)/UK 5. Substrate Trapezoidal Trace Shape Modeling L.C.Kim, B.J.Kai (Intel Microelectronic)/Malaysia
15:35	<p>[15A-4] 3D/TSV II</p> <ol style="list-style-type: none"> 1. Inter Chip Fill for 3D Chip Stack A.Horibe, F.amada, J.Knickerbocker, C.Feger (IBM)/Japan 2. Die-cracking Evaluation of Silicon Chip Cover with Polymer Film for 3D Chip Stacking Packages C.-J.Wu¹, M.C.Hsieh², K.N.Chiang¹ (National Tsing-Hua University, ²Industrial Technology Research Institute)/Taiwan 3. Characterisation of Through Silicon Via (TSV) Processes Utilising Mass Metrology L.Cunneane, A.Kiermasz, G.Ditmer (Metryx) /UK 	<p>[15B1-5] Printed Electronics III</p> <ol style="list-style-type: none"> 1. Fabrication of RF Circuit Structures on a PCB Material by Inkjet Printing and Electroless Plating A.Sridhar¹, M.Perik², J.Reiding² (University of Twente, ²Saxion Hogeschool)/The Netherlands 2. Effects of Cold Crystallization on Morphology and Thermal Characteristic of Poly (9, 9-di-n-octyl-2, 7-fluorene)(PFO) B.-Y.Su¹, H.C.Chen¹, C.L.Chung¹, S.L.Fu¹, C.-Y.Ou² (I-Shou University, ²Research Alliance Taiwan TFT LCD Association)/Taiwan 3. Patterning of ITO Microwire Using Laser-induced Thermal Printing Method S.Iwasaki¹, T.Sano², S.Katsura², K.Yoshida², A.Nakayama², A.Hirose² (Osaka University, ²Nippon Denki Kagaku, ³General Technology, ⁴Ion Technology Center)/Japan (18:25) 	<p>[15B2-4] Interconnections IV</p> <ol style="list-style-type: none"> 1. Room Temperature Sintering and Bonding with Ag Nanoparticle Paste D.Wakuda, K.-S.Kim, K.Suganuma (Osaka University)/Japan 2. Fabrication of Large-scale Nanoparticle Array using Combination of Self-assembly and 2-step Transfer K.Sugano, T.Ozaki, R.Hiraoka, T.Tsuchiya, O.Tabata (Kyoto University)/Japan 3. Direct Bonding to Aluminum Utilizing Silver-oxide Particles Y.Yasuda, E.Ida, T.Morita (Hitachi)/Japan 	<p>[15K-4] Thermal Management I</p> <ol style="list-style-type: none"> 1. Thermal Design of RGB LED Modules A.Andonova, N.Kafadarova (Technical University Sofia)/Bulgaria 2. Comprehensive Thermomechanical Lifetime Calculation of a Soldered Assembly G.Massiot, M.Grieu, O.Maire, C.Munier (EADS France)/France 3. Experimental Simulative Analysis for Thermal Performances of Vertical Stacked Die Packages C.-K.Yu, C.-K.Liu, S.-L.Kuo, M.-J.Dai, Y.-L.Chao, C.-Y.Hsu, R.-M.Tain (Industrial Technology Research Institute)/Taiwan
17:00	<p>[15A-5] 3D/TSV III</p> <ol style="list-style-type: none"> 1. Cost Effective PVD Solution which Enable TSV Integration in the Emerging 3-D Market B.Ninan, A.Wang (Tango Systems)/UK 2. Delivering High Reliability from a Wafer-Scale, Chip-Size Package Incorporating a Through Silicon Via Solution M.Kriman (Tessera)/Israel 3. Development of Interconnect Technology in 25 Micron Pitch for Low Cost CoC(Chip on Chip) T.Norimatsu (Fujitsu Microelectronics)/Japan (18:25) 	<p>[15B1-5] Printed Electronics III</p> <ol style="list-style-type: none"> 1. Fabrication of RF Circuit Structures on a PCB Material by Inkjet Printing and Electroless Plating A.Sridhar¹, M.Perik², J.Reiding² (University of Twente, ²Saxion Hogeschool)/The Netherlands 2. Effects of Cold Crystallization on Morphology and Thermal Characteristic of Poly (9, 9-di-n-octyl-2, 7-fluorene)(PFO) B.-Y.Su¹, H.C.Chen¹, C.L.Chung¹, S.L.Fu¹, C.-Y.Ou² (I-Shou University, ²Research Alliance Taiwan TFT LCD Association)/Taiwan 3. Patterning of ITO Microwire Using Laser-induced Thermal Printing Method S.Iwasaki¹, T.Sano², S.Katsura², K.Yoshida², A.Nakayama², A.Hirose² (Osaka University, ²Nippon Denki Kagaku, ³General Technology, ⁴Ion Technology Center)/Japan (18:25) 	<p>[15B2-5] Interconnections V</p> <ol style="list-style-type: none"> 1. Quantitative Measurement of Air-gap of Silicon/Silicon Interfaces M.McR.Howlader, M.G.Kibria, F.Zhang, T. Suga (McMaster University)/Canada 2. Evaluation of Electric Contact Phenomena under Small Contact Load O.Mukhtar (Osaka University)/Japan 3. True 3D Through Hole Interconnections H.Wakioka (Fujikura)/Japan 4. Open Lead Detection Circuit for QFP ICs Using Logic Gates as Open Sensors M.Hashizume (University of Tokushima)/Japan 	<p>[15K-5] Thermal Management II</p> <ol style="list-style-type: none"> 1. Radiation Cooling Effects on LSI Chip Temperature with an Alumina Heat Sink of High Infrared Emissivity Material K.Shinagawa¹, M.Nishimura², S.Hirokawa¹, Y.Muto³ (Canon Marketing Japan, ²NISHIMURA PORCLEAN)/Japan 2. Emissivity Stability Investigation of Substrates and Layers in Microelectronics V.Videkov, A.Andonova, N.Kafadarova (Technical University Sofia)/Bulgaria 3. Precursor Monitoring Approach for Reliability Assessment of Cooling Fans T.Shibutani¹, H.Oh², M.Pecht² (Yokohama National University, ²University of Maryland)/Japan, USA 4. Design and Optimization of 3D Manifold of Microchannel Heat Sink using the Porous Media Approach L.F.Yau (Natiuna University of Malaysia) /Malaysia
18:50				

	Room A	Room B1	Room B2	Room K
09:00	<p>[16A-1] SiP/PoP Advanced Assembly I</p> <ol style="list-style-type: none"> PoP Technology for Mobile Phone Manufacturing – Past, Present and Future (Session Invite) Y.Wada (Nokia Japan)/Japan 3D Technology Roadmap and the Global Competition (Session Invite) H.Nakajima (NEC Electronics)/Japan Flip Chip SiP and Advances (Session Invite) H.Shimamoto (Renesas)/Japan (Session Invite) A New Novel Dual Face Package M.Ishihara (Kyushu Institute of Technology) /Japan 	<p>[16B1-1] Material I</p> <ol style="list-style-type: none"> Low-temperature Curable and Electrically Conductive Paste for Touch Panels and LCD Panels J.Bai, R.Chu, S.Gupta (Henkel Japan)/Japan The Effect of Conductive Particle Parameters on Electrical Conductivity in Anisotropic Conductive Film Joints J.-H.Kuang, C.-M.Hsu (National Sun Yat-Sen University)/Taiwan Study of the Filler Effect on the Effective Thermal Conductivity of Thermal Conductive Adhesive Y.Zhang¹, C.Yue², J.Liu^{1,2}, Z.Cheng², J.-Y.Fan¹ (Shanghai University, ¹Chalmers University of Technology)/China, Sweden Thermal Conductivity of Electrically Conductive Adhesives Containing Fillers with Multi-modal Particle Size Distributions M.Inoue¹, J.Liu^{2,3} (Osaka University, ²Chalmers University of Technology, ³Shanghai University) /Japan, Sweden, China 	<p>[16B2-1] MFG/Process I</p> <ol style="list-style-type: none"> Design of Experiment (DOE) Study for the Optimization of Lapping Process of GaAs Wafer for Wireless Device Application N.H.Ghazali, N.A.Omar, N.A.Ngah, A.Dolah, M.R.Yahya (Telekom Research & Development) /Malaysia A Forming Method of Cavity Structure with LTCC Substrate Using Photo Resist Film Y.Akagi (Nihon University)/Japan Inductive Modeling of Laser Trimming of Film Resistors J.Autonov (The Ulyanovsk State Technical University)/Russia Influence of Deformation of Single Crystalline Copper on its Surface Activated Bonding at Room Temperature R.Takagishi, M.Akaike, T.Suga (The University of Tokyo)/Japan 	<p>[16K-1] RF / RFID I</p> <ol style="list-style-type: none"> Experimental Study of the Isolation Performance of 0.18-um CMOS RF Bond Pad M.A.Ismail, N.F.I.Muhammad, A.I.A.Rahim, M.R.Yahya, A.F.A.Mat (Telekom Research & Development)/Malaysia The Thin Type Electromagnetic Wave Absorption Wall Having Optical Ray Passage Property Y.Okano (Musashi Institute of Technology)/Japan Development of System that Recognizes Conglomerate RF-ID Tag in UHF Band M.Ochiai (Musashi Institute of Technology)/Japan Development of Small Tunable Antenna for Multi-frequency Band H.Fukasawa (Musashi Institute of Technology) /Japan
10:40	<p>[16A-2] SiP/PoP Advanced Assembly II</p> <ol style="list-style-type: none"> Gold Stud Bumps for High Performance Flip Chip Packages W.Chen¹, K.Shen¹, A.Wang¹, Y.Lai¹, B.Appelt², A.Tseng² (Advanced Semiconductor Engineering, ²ASE(US))/Taiwan, USA Novel Compact Connector for PoP and BoB Applications K.-S.Choi¹, H.-C.Bae¹, D.-S.Jun¹, J.-T.Moon¹, K.-B.Cha², D.-Y.Kim², Y.-L.Jun² (Electronics and Telecommunications Research Institute, ²Unisemicon)/Korea Wettability and Reliability on Double Side Assembly with MLP5-C2 Flip Chip Technology H.Noma, Y.Oyama, H.Nishiwaki, M.Takami, T.Takatani, K.Toriyama, Y.Orii (IBM Japan) /Japan Effect of Packaging Process Parameters on the Damage of Semiconductor Device with Low-k Materials M.Masumoto¹, O.Horiuchi², T.Yamada², J.Morishita³, W.Choi⁴, H.Tomokage⁴ (Texas Instruments, ²Fukuoka Industry, Science & Technology Foundation, ³Waltis, ⁴Fukuoka University)/Japan 	<p>[16B1-2] MEMS / TSV Key Technologies</p> <ol style="list-style-type: none"> Micropump with Cross-junction Channels for Application in Gas Rate Sensor V.T.Dau, K.Tanaka, S.Sugiyama (Ritsumeikan University)/Japan An Investigation into Deep RIE-based Through-Si-Via(TSV) Microfabrication for 3-D System-in-package(SiP) Integration M.Miao^{1,2}, Y.Jin¹, H.Liao¹, L.Zhao¹, Y.Zhu¹, X.Sun¹ (Peking University, ²Beijing Information Science and Technology University)/China Cu Fill Properties in the High Aspect Ratio Through Si Via Hole by Electroless Plating F.Inoue¹, K.Yamamoto², S.Tanaka², Z.Wang², S.Shingubara² (Kansai University, ²National Institute of Communication Technology, ³Shaanxi Normal University)/Japan, China Electrohydrodynamic Micropumps for Electronic Chip Cooling Applications (Session Invite) P.R.Selvaganapathy, C.Y.Ching(McMaster University)/Canada 	<p>[16B2-2] MFG/Process II</p> <ol style="list-style-type: none"> Studies on Low-temperature Direct Bonding Methods of PMMA and COP Using Surface Pretreatment H.Shinohara, J.Mizuno, S.Shoji (Waseda University)/Japan High Reliability Encapsulant Liquid Resin for SIP - The Simultaneous Process of over Mold and Underfill by VPES(Vacuum Printing Encapsulation Systems) K.Nagai, Y.Ishikawa, A.Okuno (SANYU REC) /Japan A Novel Metal-to-metal Bonding Process Utilizing Low-temperature Sinterability of Ag₂O derived Ag Nanoparticles N.Takeda¹, H.Tatsumi¹, Y.Akada¹, T.Ogura², E.Ide², T.Morita², A.Hirose² (Osaka University, ²Hitachi)/Japan Assembly Technique of 0402size Chip on Flexible Printed Circuits T.Kitada (Fujikura)/Japan. 	<p>[16K-2] RF / RFID II</p> <ol style="list-style-type: none"> Development of the Measurement System of Sheet Resistance at Microwave Frequency Range Using DFFC T.Tosaka, A.Nishitaka, K.Fukunaga, Y.Yamanaka (NICT)/Japan Evaluation of High Frequency Characteristics of FPC during Bending T.Tanaka (Nitto Denko)/Japan Utilizing Scalable Model to Fast Synthesize High Performance RF Integrated Passive Circuits Applied to SiP Module C.-C.Wang¹, H.-A.Yang¹, J.Chen¹, T.-C.Lin¹, C.-T.Chiu¹, S.-M.Wu¹, C.-W.Kuo², C.-P.Hung² (Advanced Semiconductor Engineering, ²National University of Kaohsiung, ³National Sun Yat-Sen University)/Taiwan High Performance RF Intergrated Passive Circuits Design on Glass Wafer C.-C.Wang¹, H.-A.Yang¹, J.Chen¹, M.-H.Li¹, C.-T.Chiu¹, S.-M.Wu¹, C.-W.Kuo², C.-P.Hung² (Advanced Semiconductor Engineering, ²National University of Kaohsiung, ³National Sun Yat-Sen University)/Taiwan Band Pass Filter Design and Optimization on High-Resistivity Silicon for 5GHz RF Front End Receiver Y.Tsuchiya (IBIDEN)/Japan
12:30	Lunch time Poster Session			
12:30	Lunch time Poster Session			
13:30	<p>[16A-3] Fine MEMS I</p> <ol style="list-style-type: none"> Nano-mechanical Structure Fabrication Technology for Highly Integrated, Complex MEMS (Tentative) (Session Invite) I.Shimoyama (The University of Tokyo)/Japan (Tentative) High Density Integration Technology with Laser Assisted Inkjet Writing (Session Invite) J.Akedo (National Institute of Advanced Industrial Science and Technology)/Japan Highly Integrated MEMS-Pseudo-SOC Technology (Session Invite) H.Yamada (Toshiba)/Japan (14:45) 	<p>[16B1-3] Automotive Electronics, Future Requirements</p> <ol style="list-style-type: none"> Launch-up of Adopting BGA into Engine ECU in Japan (Session Invite) H.Ueda (SemiConsult)/Japan Development of IGBT Power Module with Anodized Metal Substrate (AMS) for Hybrid Electric Vehicle (HEV) Application (Session Invite) S.Gao, J.Kim, D.Yoo, S.Choi, S.Yi (Samsung Electro-Mechanics)/Korea Design Concepts of New Components for Next Generation Automotive Power Electronics (Session Invite) T.Tominaga (CalsonicKansei)/Japan Ink Jet Marking on Bare Die for Chip Traceability (Session Invite) H.Kawaguchi (Toray Engineering)/Japan 	<p>[16B2-3] MFG/Process III</p> <ol style="list-style-type: none"> Die Product Assembly on Flex Substrate T.Onishi (Grand Joint Technology)/Hong Kong Investigation of Flip Chip Bonding with NCF N.Asahi, K.Fujimaru, T.Nishiyama, K.Kasumi, K.Matsumura, T.Nonaka (Toray Industries) /Japan Flip Chip Bonding with Elasticity Bonding System (EBS) Method R.Kojima (Sony Chemical & Information Device) /Japan Effect of the Excimer Irradiation Process on the Interconnection of Flip Chip Bonding K.Sakuma^{1,2}, N.Nagai¹, J.Mizuno¹, S.Shoji¹ (Waseda University, ²IBM)/Japan 	<p>[16K-2] RF / RFID II</p> <p>(12:55)</p> <p style="text-align: center;">Lunch time Poster Session</p> <p>(13:55)</p> <p>[16K-3] Reliability</p> <ol style="list-style-type: none"> Failure Analyses and Lifetime Parameters for Lifetime Monitor of VIA Structures on Printed Circuit Boards M.Fujino, T.Suga (The University of Tokyo) /Japan Study on Improving the Drop Impact Reliability of Plastic Core Solder Ball R.-D.Sun, N.Okinaga, K.Matsushita, M.Okuda (Sekisui Chemical)/Japan Solder Joint Lifetime Evaluation of WLP and Cause T.Matsuzaki (CASIO COMPUTER)/Japan Impact Reliability Studies of Sn-Ag-Cu-Ni BGA Solder Joints on Electroless Ni-P/Au Surface Finish F.Kawashiro (NEC Electronics)/Japan Effects of Multiple Reflows on Interfacial Reactions and Shear Strength of SnAgCu Solder Joints with Cu-Zn Wetting Layer Y.M.Kim, S.W.Ma, Y.-H.Kim (Hanyang University) /Korea (16:00)
15:10	<p>[16A-4] Fine MEMS II</p> <ol style="list-style-type: none"> High Density Packaging Technology Using Low Temperature Chip Stacking for Fine-MEMS (Tentative) (Session Invite) M.Koyanagi, T.Fukushima, T.Tanaka (Tohoku University)/Japan (Tentative) 	<p>[16B1-4] Automotive Electronics, Challenges</p> <ol style="list-style-type: none"> Thermal Management of LED Headlamp System (Session Invite) S.Gao, S.Shin, Y.Lee, J.Kim, S.Choi, S.Yi (Samsung Electro-Mechanics)/Korea Pb-free High Temperature Solder Joints for Power Semiconductor Device (Session Invite) Y.Yamada¹, Y.Takaku¹, Y.Yagi¹, I.Nakagawa¹, T.Aisumi², M.Shira², I.Ohnuma², K.Ishida² (Toyota Central Research & Development Laboratories, ²Tohoku University CREST-JST, ³Toyota Motor, ⁴Tohoku University)/Japan High Reliability Solder for Car Electronics (Session Invite) M.Ueshima (Senju Metal Industry)/Japan Drop Impact Reliability and Thermal Cycle Resistivity of Low-Ag Content Sn-Ag-Cu Solders (Session Invite) T.Sasaki (Nippon Steel)/Japan (17:00) 	<p>[16B2-4] Substrate I</p> <ol style="list-style-type: none"> Microstructural and Dielectric Characterization of Alumina-Based LTCC Materials A.Ibrahim¹, R.Alias¹, M.H.A.R.M.Ahmad², C.S.Mahmood², M.R.Yahya², A.F.A.Mat² (Telekom Research & Development, ²MTEC) /Malaysia Thermal Conductivity Characterization of Al₂O₃-SiO₂-PbO-MgO Tape System for High Frequency Substrate R.Alias, A.Ibrahim, S.M.Shapee, Z.Ambak, Z.M.Yusoff, M.R.Saad (Telekom Research & Development)/Malaysia Multi-layer Thick Film Circuits with Silver Via Holes Built by All Screen-printing Process J.Rufiange (DKN Research)/USA (16:35) 	<p>(16:10)</p> <p>[16K-4] Material II</p> <ol style="list-style-type: none"> Eco-fabrication of Noble Metal Nanoparticles by Metal Oxide and Home Electronics Appliances Y.Hayashi¹, M.Inoue¹, I.Narita¹, H.Takizawa¹, K.Suganuma² (Tohoku University, ²Osaka University, ³Kyushu University)/Japan Preparation and Optical Properties of 30 and 60nm Co₃O₄ Nanowires Y.-C.Chen (Feng-Chia University)/Taiwan Molecular Modification of PCB Substrates: Demonstration of HAST Survivability of Fine-Line Patterned Structures S.Shi, T.Wei, Z.Liu, C.Rhodium, W.Kuhr (ZettaCore)/USA Development of Thick Resist for Solder Bump K.Mori (JISR)/Japan High-speed Power Supply System by Low Characteristic Impedance Transmission Lines Using Metamaterials K.Hashimoto¹, Y.Akiyama¹, T.Kawaguchi², K.Tahara², K.Otsuka² (Meisei University, ³Shin-Etsu Polymer)/Japan (18:15)
15:20	<p>[16A-5] Assembly Technology for MEMS</p> <ol style="list-style-type: none"> A Novel Microfabricated Fibrillar Structure Inspired from Biological Attachment Systems H.Parsaiyan, F.Barazandeh, S.M.Rezaei, M.S.Hajhashem (Amirkabir University of Technology)/Iran Parylene Embedded Metal Interconnects for Stretchable Silicon Electronics T.Zoumpoulidis¹, M.Bartek¹, R.Dekker² (Delft University of Technology, ²Philips Research)/The Netherlands Laser Assisted Ink Jet Printing for Fine Ag Wiring A.Endo, J.Akedo (National Institute of Advanced Industrial Science and Technology)/Japan Development of Wafer Level CSP for Micro Electro Mechanical Systems H.Tenmei¹, K.Matsumoto², M.Nakajima², M.Sugita², S.Nagashima² (Hitachi, ²Hitachi Media Electronics)/Japan Low Temperature Wafer Bonding using Metal Diffusion Technique H.Kurotaki¹, H.Shinohara², H.Kobayashi¹, J.Mizuno², S.Shoji² (EV Group Japan, ²Waseda University)/Japan (18:25) 	<p>[16B1-5] Electrical Solutions III</p> <ol style="list-style-type: none"> Novel Highly-Integrated Common-Mode Resonant Filters Based on Multilayer Board Technologies T.Kushta (NEC)/Japan Bond Pass Filter Embedded System with Probe (SWP) for High Frequency Application K.Matsumoto, R.Saito, W.Choi, H.Tomokage (Fukuoka University)/Japan Reduction of EMI from Differential Signaling System Using Asymmetry Guard Trace T.Matsushima¹, Y.Toyota¹, K.Iokibe¹, R.Koga¹, T.Watanabe², O.Wada³ (Okayama University, ²Industrial Technology Center of Okayama Prefecture, ³Kyoto University)/Japan Prediction of EM Radiation from a Printed Circuit Board Driven by Differential-Signaling Y.Kayano, H.Inoue (Akita University)/Japan 	<p>[16B2-5] Substrate II</p> <ol style="list-style-type: none"> Reliability of Rigid to Flex Interconnection after Reflow K.Kawate (Sumitomo 3M)/Japan Low Transmission Loss and Excellent Heat Resistance Material for Multi-layer PCBs Y.Kitai (Panasonic Electric Works)/Japan Development of High Density All Layer IVH PWB with Cavity Structure K.Honjo (Panasonic Electronic Devices)/Japan (18:00) 	<p>(18:50)</p>

□Session; Invited Speeches

 <p>Dr. Peter Brofman (IBM) Packaging Technology Roadmap - An IBM Perspective</p>	 <p>Mr. Takayuki Watanabe (Akita Elpida Memory) The Memory Packaging Strategy with Sophisticated 3D Technology</p>	 <p>Dr. Tetsuroh Muramatsu (Sharp) Photovoltaic as An Energy Solution</p>
<p>Microelectronic packaging of semiconductor devices is at a crossroad. Conventional scaling of integrated circuitry, which has dominated this industry for over 40 years, has effectively ended. Innovation in materials, design, and packaging will be the engine that will drive the continued performance/cost improvement curve that our customers have come to expect. In this paper, we will examine industry direction in packaging at a high level, and then take a detailed look from an IBM perspective. The latter clearly has a mid- to high-end focus, with an emphasis on the server application application space, although IBM does participate in both games and ASICs markets. From that perspective, we observe a triple convergence of challenges: i) power / thermal management, ii) thermo-mechanical chip-package interaction, and exponential growth in electrical signal bandwidth. These challenges are made more complex by external forces, such as the requirement toward Pb-free materials; use of energy saving system on/off algorithms, and the like.</p> <p>After exploring the drivers behind the triple convergence, we discuss key examples of technology solutions now being developed to address each of these key challenges, looking at both IBM as well as industry approaches. As noted in last year's keynote address, it is observed that conventional corporate R&D is in general ill-prepared to fund the scope of projects required to address these challenges. Several development business models aimed at addressing this issue will be briefly contrasted. Specifically, IBM and New York State, US have recently announced plans to launch a collaborative Advanced Packaging Development Center, in coordinate with the College of Nanoscale Science & Engineering (CNSE) at Albany State University. The new center will leverage multi-party joint development alliances, similar to the highly successful semiconductor R&D center already established at CNSE. Details of the new Center's mission and status will be discussed.</p>	<p>This paper will discuss memory package technology trend as introducing some new memory package solutions and next generation package.</p> <p>Currently FBGA (Fine Pitch Ball Grid Array) as commodity memory package is popular in PC/server application area etc. On the other hand, packaging trend for mobile phone, smart phone or digital consumer application requires smaller, thinner and more multi-die/package solution as MCP, PoP and SiP from space or height constraint on application board. But these are still evolved or innovated toward much smaller, much thinner and much multi-die package.</p> <p>As "Much smaller package technology", this candidate is ideally WLCSP(Wafer level Chip Scale Package). But this CSP is not with big position due to less size compatibility and standardization issue. ALCSP(Advanced Laminated CSP) is introduced here as suitable CSP for semiconductor memory without wafer yield concern on behalf of WLCSP.</p> <p>As "Much thinner package technology", this requires much thinner die thickness. The thinner package and die are, the more package warpage and memory characteristics instability as refresh time of DRAM are influenced. These might come from mechanical stress due to the difference among thermal expansion characteristics of imbalanced package structure. Here is some package structure approaches to improve and minimize package warpage or memory characteristics influence.</p> <p>As "Much multi-die package technology", innovative new packaging technology with TSV CoC(Chip on Chip technology with Through Silicon Via) will lead future advanced packaging on behalf of MCP(Multi Chip Package) and SiP(System in Package). Here is new ultra large capacity DRAM consist of multi DRAM cores and interface chip with Copper base TSV interconnection.</p>	<p>Ever since the industrial revolution, human civilization has continued to evolve through the invention and spread of technology, be it means of transportation such as automobiles, ships, and planes, or other developments such as communications, broadcasting, and electronics products. In particular, a ubiquitous society centered around developments like the Internet and mobile phones has brought the world closer together. The energy driving all of these developments is solar power and the Earth's minerals. As the world's population increases and civilization's growth slows down, humankind is facing the depletion of fossil fuels and minerals. Today, it has become crucial that we strive to efficiently create electricity from the sun, wind, water, and heat, and distribute this electricity evenly throughout the world. Key to this will be highly efficient solar cells and storage batteries, as well as low-load turbines. In this lecture, we would like to talk about the outlook for solar power generation, what must be done to spread its use, and how this can be done. We will also touch on how electronic packaging technology holds the key to supporting solar power generation.</p>

Oral Session (more than 170 technical papers)

3D/TSV* / Automotive Electronics, Challenges* / Automotive Electronics, Future Requirements* / Embedded Substrate* / High Performance Flip-Chip Packaging* / Fine MEMS* / Assembly Technology for MEMS* / MEMS/TSV Key Technologies* / Printed Electronics* / SiP/PoP Advanced Assembly* / Advanced Packaging / Electrical Solutions / Energy/Environment / Interconnections / LED / Lead Free/Environment / Material / Mechanical Solutions / MFG/Process / Optoelectronics / Reliability / RF/Rfid / Substrate / Thermal Management


*Core Session

Poster Session (20 Posters)

<p>P-01 Reliability Evaluations of Flip Chip Packages Using the Digital Image Correlation Method and the FEM Analyses T.Kanno¹, N.Shishido¹, T.Ikeda¹, N.Miyazaki¹, H.Tanaka², T.Hatao³ (¹Kyoto University, ²Sumitomo Bakelite)</p>	<p>P-11 Comparison of Erosion Rates of SUS304 and SUS316 Stainless Steel by Molten Sn-3Ag-0.5Cu Solder K.Sumiyoshi¹, I.Shohji¹, M.Miyazaki², (¹Gunma University, ²Nagano Oki Electric)</p>
<p>P-02 Packaging Stress-induced Shifts of the Electronic and Optical Characteristics of Thin Film Devices Used for Opto-Electronic Hybrid-Integrated Modules H.Kishi, K.Suzuki, H.Miura (Tohoku University)</p>	<p>P-12 Effect of Impurities of Au and Pd on Tensile Properties of Eutectic Sn-Pb Solder for Aerospace Application Y.Saito¹, I.Shohji¹, N.Nemoto², T.Nakagawa³, N.Ebihara⁴, F.Iwase⁵ (¹Gunma University, ²Japan Aerospace Exploration Agency, ³Nippon Avionics, ⁴NEC TOSHIBA Space Systems, ⁵HIREC)</p>
<p>P-03 Thermal History Dependence of Mechanical Properties of Electroplated Copper Thin Films Used for Thin Film Interconnection N.Murata, K.Suzuki, K. Tamakawa, H.Miura (Tohoku University)</p>	<p>P-13 Development of Joining Technology of Al Alloy Plate and Cu Alloy Pipe for Cooling System of Power Module I.Oshiro¹, I.Shohji¹, H.Nara², N.Otomo², M.Uenishi³ (¹Gunma University, ²ATAGO MFG)</p>
<p>P-04 Numerical Analysis of Transport Phenomena in High Aspect Cavity for Bumps Formation Y.Koyama, Y.Suzuki, N.Okamoto, T.Saito, K.Kondo (Osaka Prefecture University)</p>	<p>P-14 Fabrication of Multiplex Electrodes with Stacked Structure for Nerval Interface M.Kato¹, Y.Ukita¹, Y.Utsumi¹, E.Blasius², K.Masubuchi³ (¹University of Hyogo, ²University Karlsruhe, ³The University of Tokyo)</p>
<p>P-05 The Effect of the New Levelers for Cu Via-filling H.Kuri, N.Okamoto, T.Saito, K.Kondo, M.Bunya, M.Takeuchi (Osaka Prefecture University)</p>	<p>P-15 Modeling of Self-face-alignment Process Using Contact Potential Difference R.Sato, T.Tanemura, G.Lopez, M.Serry, K.Sugano, T.Tsuchiya, O.Tabata (Kyoto University)</p>
<p>P-06 Fabrication of Copper Circuit Patterns on Glass Substrate Using Photochemical Reduction Process R.Nakamichi, K.Akamatsu, H.Nawafune (Konan University)</p>	<p>P-16 An Architecture of Dynamically Reconfigurable Arithmetic Circuit H.Shimada, Y.Hayakawa, A.Kanasugi (Tokyo Denki University)</p>
<p>P-07 Formation of ULSI Cu Minute Wiring Through Microcontact Printing Using Silicone K.Nakajima, K.Akamatsu, H.Nawafune (Konan University)</p>	<p>P-17 An Implementation and Verification of Dynamically Reconfigurable Systolic Array Y.Hayakawa, T.Ishimura, A.Kanasugi (Tokyo Denki University)</p>
<p>P-08 A Rotating Ring Disk Electrode (RRDE) Study of Cuprous Thiolate Accelerator Produced by Copper Dissolution S.Hattori, D.P.Barkey, K.Kondo, N.Okamoto, T.Saito (Osaka Prefecture University)</p>	<p>P-18 Laser-doppler Velocity Measurements Using An Ultra-compact and Thin Microsensor S.Nakamura (The University of Tokyo)</p>
<p>P-09 Improvement of Adhesion Strength between Under Fill Resin and Polyimide Substrate Through Conducting Surface Treatment on Substrate Resin O.Kato¹, Y.Kimura¹, M.Chino², S.Izawa² (¹Kogakuin University, ²Misuzu Industries)</p>	<p>P-19 MEMS Type Micro Robot with Artificial Intelligence System H.Suematsu, K.Kobayashi, R.Ishii, A.Matsuda, Y.Sekine, F.Uchikoba (Nihon University)</p>
<p>P-10 Filler Motion Dynamics in Resin for Flip Chip Micro Interconnects by Self-organization Assembly K.Ohta, K.Fujimoto, M.Matsushima, K.Yasuda (Osaka University)</p>	<p>P-20 Characterization and Properties of Nanometric-sized SnO₂/CNT Composites for Lithium-Battery Anodes W.-D.Yang¹, H.-Y.Fang¹, M.-S.Wu¹, H.-M.Tsai², C.-S.Hsieh³ (¹National Kaohsiung University of Applied Sciences, Kaohsiung, ²Chung-Shan Institute of Science & Technology, ³Fooyin University)</p>

□ Plant Tour (Planned on April 17th)

- Tour-A RITSUMEIKAN University Biwako-Kusatsu campus**
Kusatsu City, Shiga Pref. (Close to Minami-Kusatsu Station on JR BIWAKO line)
MEMS Laboratory & Synchrotron Radiation Equipment Tour
- Tour-B TORAY Engineering Co., Ltd.**
Ohtsu City, Shiga Pref. (Close to Seta Station on JR BIWAKO line)
Assembly Equipment Manufacturing Plant Tour
- Tour-C SONY Mobile Display Corporation**
Yasu City, Shiga Pref. (Close to Yasu Station on JR BIWAKO line)
Flat Panel Display Production Plant Tour
- Tour-D KYOCERA SLC Technologies Corporation**
Yasu City, Shiga Pref. (Close to Yasu Station on JR BIWAKO line)
High Density Circuit Board & Carrier Production Plant Tour
- Tour-E OMRON Corporation**
ELECTRONIC COMPONENTS COMPANY MICRO DEVICE DIVISION
Yasu City, Shiga Pref. (Close to Yasu Station on JR BIWAKO line)
MEMS&CMOS Production Plant Tour



Please accept below to attend the tour

- [1] Attendee Qualification
 1. Must not be Competitor
 2. Register with ICEP2009 by March 13th, 2009 and Apply to the tour
- [2] No additional fee is required to attend the tour.
- [3] You can attend one tour above. At your application, please input your desired order to attend.
30-50 participant will be accepted for each tour in order of registration receipt.
- [4] Registered information will be sent to visiting Company/University.

□ Registration Fees; (Advance by March 31, 2009)

Member (JIEP, IEEE).....	40 000yen	[47 000yen]	(Including Reception and Proceedings)
Non Member	50 000yen	[57 000yen]	(Including Reception and Proceedings)
Student	5 000yen	[5 000yen]	(Including Proceedings)
Welcome Reception Only	8 000yen		

[] At door

□ Committee

General Chair

Hideyuki Nishida (NEP Tech. S&S)

Vice General Chair

Yasumitsu Orii (IBM Japan)
Masato Nakamura (Hitachi)

Advisory

Hironori Asai (Toshiba)
Sei-ichi Denda (Nagano Prefectural Institute of Technology)
Yoshitaka Fukuoka (WEISTI)
Kaoru Hashimoto (Meisei University)
Fumio Miyashiro (Yokohama Jisso Consortium)
Hideyuki Oh-hashii (Mitsubishi Electric)
Kanji Otsuka (Meisei University)
Yuzo Shimada (NEC)
Tadatomo Suga (The University of Tokyo)
Haruo Tabata
Shinichi Wakabayashi (Shinko Electric Industries)
Itsuo Watanabe (Hitachi Chemical)
Kishio Yokouchi (Fujitsu Interconnect Technologies)

TPC Chair

Yasumitsu Orii (IBM Japan)

TPC Vice Chair

Yasuhiro Ando (Fujikura)
Nobuaki Hashimoto (Seiko Epson)
Shoji Uegaki (ASE Marketing & Service Japan)

TPC Member

Masahiro Aoyagi (National Institute of Advanced Industrial Science and Technology)
Tomoyuki Abe (Fujitsu Laboratories)
Masazumi Amagai (Texas Instruments Japan)

Shigeru Hiura (Toshiba)

Hiroshi Hozoji (Hitachi)
Kinya Ichikawa (Intel)
Toru Ikeda (Kyoto University)
Yasushi Kodama (Kyocera SLC Technologies)
You Kondoh (Olympus)
Kazuhiko Kurata (NEC)
Inoue Masahiro (Osaka University)
Masaaki Oda (ULVAC)
Hideo Ohkuma (HTO)
Kazuya Okamoto (Osaka University)
Atsushi Okuno (Sanyu Rec)
Tetsuya Onishi (Grand Joint Technology Ltd.)
Hitoshi Sakamoto (NEC)
Osamu Shimada (Dai Nippon Printing)
Tsuyoshi Shiota (Mitsui Chemicals)
Tsukasa Shiraiishi (Panasonic)
Toshio Sudo (Shibaura Institute of Technology)
Susumu Sugiyama (Ritsumeikan University)
Masato Sumikawa (Sharp)
Hajime Tomokage (Fukuoka University)
Fumio Uchikoba (Nihon University)
Hirotaka Ueda (Semi Consult)
Dongdong Wang (Ibiden USA)
Hiroshi Yamada (Toshiba)
Shintaro Yamamichi (NEC)
Kiyokazu Yasuda (Osaka University)
Kazuki Yazawa (SONY)
Shinya Yoshida (Tokyo Institute Polytechnic University)

Finance Committee

Kaoru Hashimoto (Meisei University)

Publication

Masashi Ohshima (Kogyo Tyousakai)

Advertising Chair

Katsuko Hirata (SHN Human)

Advertising Vice Chair

Satoshi Yanaura (Mitsubishi Electric)

OPC Chair

Masato Nakamura (Hitachi)

SOC Chair/OPC Vice Chair

Miki Mori (Toshiba)

OPC Vice Chair

Kimihiko Yamanaka (Kyocera SLC Technologies)

OPC Member

Hiroaki Date (Fujitsu Laboratories)
Toshio Enami (Sekisui Chemical)
Kenichiro Fujii (NEC)
Yoshikazu Hirayama (Toray Engineering)
Naotoshi Ikushima (Musashi Engineering)
Mitsuya Ishida (IBM Japan)
Yuki Kawamura (KOA)
Yangsoo Lee (Sekisui Chemical)
Koichiro Nagai (Sanyu Rec)
Yoshio Nogami (Toray Engineering)
Tatsuo Ogawa (Panasonic)
Yoshio Tezuka (Nagano Prefectural Institute of Technology)
Akira Yamauchi (Bondtech)

Secretariat of ICEP 2009

JIEP.

3-12-2 Nishiogi-kita, Suginami-ku Tokyo 167-0042, Japan

<http://www.jiep.or.jp/icep/>



IEEE COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY SOCIETY