

"Nanotechnology Coming up"





2004 ICEP

International Conference on Electronics Packaging (Formerly IEMT/IMC Symposium)

April 14-16, 2004 Dai-ichi Hotel Tokyo Seafort Tennoz Isle, Tokyo, Japan

Sponsored by

IMAPS Japan (International Microelectronics and Packaging Society Japan) / JIEP (Japan Institute of Electronics Packaging)
IEEE CPMT (Components, Packaging, and Manufacturing Technology) Society Japan



Welcome to 2004 ICEP

On behalf of the Conference Organizing Committee, I cordially welcome you to 2004 International Conference on

Electronics Packaging (ICEP) which is jointly sponsored by IEEE CPMT (Components, Packaging, and Manufacturing Technology) Society Japan and IMAPS Japan (International Microelectronics and Packaging Society Japan) / JIEP (Japan Institute of Electronics Packaging). It is a valuable opportunity to enrich your research and development activities or professional skills with the latest information. Looking back to last year, 2003 ICEP was significantly influenced by SARS and the Iraq War. However, the conference was successful thanks to the vital assistance extended by many participants to the organizing committee and technical program committee. For example, some chaired sessions or acted as speakers in lieu of participants who unexpectedly cancelled. I greatly appreciate the assistance and efforts that were so forthcoming from numerous participants, especially those from overseas. I earnestly hope that 2004 ICEP will run smoothly without any adverse influences.

There is growing recognition that nanotechnology is destined to have a tremendous impact in scientific and technological fields. At the conference, one of our invited speakers will address the subject of nanotechnology. Several presentations in other sessions also concern nanotechnology. catchphrase of 2004 ICEP is "Nanotechnology Coming up". In addition, we will illuminate new approaches to integration of the currently diverse microelectronics packaging technologies, through a series of thirteen sessions: Advanced Packaging, Reliability and Test, Substrates/Interposer, Optoelectronics, Interconnection, Materials, Thermal Management, MEMS Packaging, Lead free, Flip-chip, High Speed Board Design, System in Package and Business/Trend. The Business/Trends session will also provide you with useful information on the industry. 2004 ICEP will be a golden opportunity for all of us to look into the future of packaging technology and the associated business developments.

In addition to the conference, the Microelectronics Show held at Tokyo Ryutsu Center will keep you abreast of the latest developments in materials, equipment and commercialized technologies in your field of interest. I urge you to tour the exhibition and ask any questions you may have concerning products or technologies.

I would like to express my gratitude to the members of the Organizing Committee who have all worked so hard to ensure this conference is a resounding success. It will be a valuable opportunity you won't want to miss. See you at Tennoz Isle in Tokyo!



Yoshitaka Fukuoka General Chairperson

GENERAL INFORMATION

International Conference on Electronics Packaging (ICEP), the largest international conference in Japan focusing on the field of electronics packaging, has been held annually for two decades. The conference consists of twelve technological topics and one business & trends session.

At ICEP, participants can easily acquire the latest information on electronics packaging. Major trends concerning IT are highlighted. This is a golden opportunity to gather a wealth of valuable information and engage in fruitful discussion with fellow professionals on the latest developments in electronic packaging.

CONFERENCE

Eighty-six papers will be presented in 12 technical and other sessions; Advanced Packaging, Reliability and Test, Substrates/ Interposer, Optoelectronics, Interconnection, Materials, Thermal Management, MEMS Packaging, Lead free, Flip-chip, High Speed Board Design, System in Package, and Business/ Trends. Guest speakers will also focus on advanced packaging technologies in the afternoon of April 14.

Room-A, Room-B The Harbor Circus, 3F. Dai-ichi Hotel Tokyo Seafort

ORGANIZING COMMITTEE

General Chairperson

Yoshitaka Fukuoka (Worldwide Electric Integrated Substrate Technology Inc.)

Vice General Chair

Itsuo Watanabe (Hitachi Chemical)

Hironori Asai (Toshiba)

Yoshio Tezuka (Nagano Prefectural Institute of Technology)

Advisory

Shin-ichi Wakabayashi (Shinko Electric Industries) Masayoshi Umeno (Chubu University)

Technical Program

Itsuo Watanabe* (Hitachi Chemical)

Kaoru Hashimoto** (Fujitsu Laboratories)

Fumio Uchikoba** (Nihon University)

Nobuaki Hashimoto (Seiko Epson)

Yasumichi Hatanaka (Mitsubishi Electric)

Shigeru Hiura (Toshiba)

Hiroshi Hozoji (Hitachi)

Ikuo Kaneko (Musashi Institute of Technology)

Sakae Kitajo (NEC)

Yasushi Kodama (Kyocera SLC Technologies)

Hideyuki Nishida (International Display Technology)

Atsushi Okuno (Sanyu Rec)

Masahisa Otsuka (Shibaura Institute of Technology)

Tomotoshi Satoh (Sharp)

Hideo Sawai (Tohtec)

Masahide Tsukamoto (The University of Tokyo)

Kazuhisa Tsunoi (Fujitsu)

Shoji Uegaki (Kyocera)

Shinya Yoshida (Tokyo Institute Polytechnic Univ.)

Accounting

Yoshitaka Fukuoka* (Worldwide Electric Integrated Substrate Technology Inc.)

Social Arrangement

Miki Mori* (Toshiba)

Publication

Masashi Ohshima* (Kogyo Chosakai Publishing)

Operation

Shintaro Yamamichi* (NEC)

Miki Mori** (Toshiba)

Yoshio Tezuka (Nagano Prefectural Institute of Tech.) Hiroyuki Hirai (Toshiba Design & Manufacturing

Service)

Yasushi Ikeda (Hitachi)

Mamoru Kurashina (Fujitsu Laboratories)

Masato Nakamura (Hitachi)

* Chairperson ** Vice Chair

	April 14 (Wed.)		
10:00	WA1: Advanced Packaging Chairperson: R. Aschenbrenner (IZM) H. Nishida (International Display Technology)	WB1: Materials I Chairperson: M. Otsuka (Shibaura Institute of Technology) Y. Hatanaka (Mitsubishi Electric)	
	P. Collander, Poltronic / Finland Unique Semiconductor Packages Developed in Japan (Session Invite)	Fabrication of Metal Green Sheets and their Application (Session Invite) F. Uchikoba, Nihon University / Japan Ag-Sn Alloys as Conductive Fillers in ICAs	
12:55	3. Integrated Modeling and Testing of Fine-pitch CSP under Board Level Drop Test, and Thermal Cycling Test T.Y. Tee, J. Luan, H.S. Ng, D. Yap, STMicroelectronics / Singapore, K. Loh, Zymet / USA, E. Pek, C.T. Lim, National University of Singapore, Z. Zhong, Nanyang Technological University / Singapore 4. Reliability of an Ultra-high-density 3-dimensional-stacked Package "FFCSP" Y. Sogawa, T. Yamazaki, I. Hazeyama, S. Kitajo, NEC, R. Yoshino, K. Kata, NEC Electronics / Japan 5. A Control Circuit for Reconstruction of Wafer Scale Integrated Circuit A. Kanasugi, Tokyo Denki University / Japan 6. Study on a Fast Prototyping of Chip-On-Film(COF) by Using of AuSu Eutectic Bonding T.C. Chau, Solomon Systech, Y.C. Chan, City University of Hong Kong, W.C. Lai, Y.F. Ho, K.W. Leung, Solomon Systech / Hong Kong 7. Comprehensive Process Warpage Analysis of Matrix Stacked Die BGA	Y. Shirai, Namics, K. Suganuma, Osaka University, N. Mizumura, Namics / Japan High Strength Alumina Ceramic Material for Surface Mount Packages M. Izumi, T. Hasegawa, S. Yamada, M. Kokubu, Kyocera / Japan UBM Formation Using Improved Double Zincating Process S. Kawashima, Meltex / Japan Is the Residual Silicone Fatal to Semiconductor Packaging? K. Nagamoto, Lintec / Japan Black Solder Resist Issue in Manufacturing Printed Circuit Board for Flash Memory Card KS. Lee, KY. Kim, KH. Lim, DG. Yang, BH. Rhee, Samsung Electro-Machanics / Korea UV Curing and Electrical Characterization of Chip on Flex for Smart Card Applications B. Y. Ma, City University of Hong Kong, C. F. Luk, Optimal Technology, Y. C. Chan, City University of Hong Kong / Hong Kong	
	LUNCH TIME		
	Editor Tivie		
14:00	WELCOME SPEECH		
14:15	AWARDING CEREMONY		
14:30	Invited Speech Chairperson: Y. Fukuoka (Weisti) I. Watanabe (Hitachi Chemical)		
	 It is a Small World- the Nano Science and Technology in Electronic Packaging C. P. Wong Georgia Institute of Technology / USA 		
	2. New and Emerging Technologies for System Integration R. Aschenbrenner, J. Wolf, H. Reichi IZM / Germany		
	3. Electronics Packaging Considerations for Space Applications P. J. Zulueta President of IMAPS, California Institute of Technology / USA		
17:00			
18:00	WELCOME RECEPTION		
20:00	The Harbor Circus Dai-ichi Hotel Tokyo Seafort, 3F.		

April 14 (Wed.)

WELCOME SPEECH

2:00 p.m., Wednesday, April 14 Room-A+Room-B The Harbor Circus, 3F. Dai-ichi Hotel Tokyo Seafort

The welcome speech is scheduled for the beginning of the afternoon session on April 14. Dr. Fukuoka, the general chairperson for 2004 ICEP, will welcome the participants and comment on the significance of the conference.

AWARDING CEREMONY

2:15 p.m., Wednesday, April 14 Room-A+Room-B The Harbor Circus, 3F. Dai-ichi Hotel Tokyo Seafort

2003 ICEP technical program committee carefully examined and screened all the papers presented at the last conference. The committee selected several excellent papers. The authors of those papers will be congratulated at this ceremony by the President of JIEP.

The "Young Award" has been established in order to encourage the work of young researchers. The award is intended for those aged under thirty-five. Those distinguished younger researchers will be also congratulated by the General Chairperson of IEEE CPMT Japan Chapter.

WELCOME RECEPTION

6:00-8:00 p.m., Wednesday, April 14 The Harbor Circus, 3F. Dai-ichi Hotel Tokyo Seafort

A welcome reception is scheduled after the opening day session at the Harbor Circus, which is at Dai-ichi Hotel Tokyo Seafort. Almost all of the conference participants attend the reception. This is an excellent chance to cultivate relationships with counterparts from Japan and around the world and to exchange useful information. A ticket is included with your conference registration. Additional tickets may be ordered using the registration form.

April 15 (Thu.) 9:00 TA1: Substrate / Interposer I TB1: Materials II Chairperson: E. Zakel (Pac Teck) Chairperson: B. Vandecasteele (IMEC) I. Kaneko (Musashi Institute of Technology) S. Uegaki (Kyocera) 1. Surface Treatment of a Photo Sensitive Insulation Layer for a Robust Self-Organized ACP Interconnection Using Wetting Property of Build up Printed Circuit Board Fusible Fillers (Session Invite) T. Yabuuchi, Kyocera SLC Technologies / Japan K. Yasuda, Osaka University / Japan 2. High Frequency Properties of the MLTS 2. Development of Ecological Membrane Switch K. Nakase, J. Sakai, T. Shimoto, H. Inoue, NEC / Japan K. Ishida, Fujikura / Japan 3. Development of Buried Bump Interconnection Technology with 3. Implementation of Skip-Cure Die Attach Paste on Wire Bonding Process Embedded Passive Devices Y. Uematsu, Henkel Loctite / USA S. Shibasaki, T. Serizawa, T. Kihara, Dai Nippon Printing, K. Sasaoka, Organic Spacers in Die Attach Pastes for Bondline Contorol in Semiconductor Packages N. Morioka, D. T. Circuit Technology, Y. Yamaguchi, K. Shinozaki, Dai Nippon Printing, Y. Fukuoka, Worldwide Electronic Integrated Substrate C. Perabo, C. Cottonaro, Henkel Loctite, P. Stoessel, ESEC USA / USA High Thermal Conductivity Materials: Synthesis of AlN and Its Technology / Japan 4. Green Sheet for Photolithography Applications in Substrates and EMC F. Uchikoba, Nihon University / Japan C.-N. Lin, C.-Y. Hsieh, C.-W. Chang, S.-L. Chung, 5. Fabrication Process and Characterization of the OSP(Organic National Cheng Kung University / Taiwan Solderability Preservatives) Finished CSP Substrate for Mobile 6. The New Integrated Microelectronic Intelligent Lighting System Based Applications on the Hybrids Controllers H.S. Lee, C.H. Kim, Y.H. Shin, B.H. Rhee, Samsung Electro-Mechanics / Korea J. Gondek, Private Institute of Electronic Engineering, Development of Dynamic Test Board in Numerical and Experimental S. Kordowiak, Cracow University of Technology, Investigation J. Kocol., Technical School of Telecommunication / Poland 11:30 H.T. Yang, Intel Technology / Malaysia LUNCH TIME 12:30 TA2: Substrate / Interposer II TB2: Reliability & Test Chairperson: P. Jalonen (Satakunta Polytechnic) Chairperson: C. Zardini (Universite Bordeaux I) F. Uchikoba (Nihon University) H. Hozoji (Hitachi) New Process of Manufacturing Printed Circuit Boards Using 1. Study and Applications of the Low Temperature Lead-free Soldering Electrophotography Technology (Session Invite) N. Yamaguchi, Toshiba / Japan J. Ma, Tsinghua University / China 2. Combining Power and Microelectronic Circuits on One Single Substrate Probing CSP's: Not Front End, Not Back End J. Schulz-Harder, Curamik Electronics / Germany T.Q. Collier, CV / USA Improvement of Interfacial Adhesion of Polyimide/Epoxy Using Plasma Understanding Probing on Package Performance Front-Back Issues Treatment for High Performance Flexible Printed Circuit T.O. Collier. CV / USA B.Y. Myung, Y.P. Park, D.J. Yang, B.H. Rhee, Samsung Electro-Mechanics / Effect of Moisture Absorption on Reliability of ACF Interconnects between FPC and Glass Substrates 4. Electrical Properties of TaN-Cu Nanocomposite Thin Films M. Inou, T. Miyamoto, K. Suganuma, Osaka University / Japan AC Electric Field for Detecting Pin Opens by Supply Current of CMOS J.H. Hsieh, C.M. Wang, C. Li, Y.Q. Fu, Nanyang Technological University / ICs 5. The Advantage of Fine Finger Pitch PBGA Substrate M. Takagi, Takuma National College of Technology, D. Chang, Y.P. Wang, C.S. Hsiao, Siliconware Precision Industries / Taiwan M. Hashizume, M. Ichimiya, The University of Tokushima, I. Tsukimoto, Takuma National College of Technology, New Multi-layer Manufacturing Techniques for High Density, High Performance Printed Circuit Boards H. Yotsuyanagi, T. Tamesada, The University of Tokushima / Japan T. Kim, Samsung Electro-Mechanics / Korea Evaluation of Residual Stress in Resin Molding IC Chips Using FEM 15:00 M. Koganemaru, Fukuoka Industrial Technology Center / Japan COFFEE BREAK 15:15 TA3: Optoelectronics TB3: Flip Chip Chairperson: S. Priyadarshi (Luminent) Chairperson: E. J. Vardaman (TechSearch) S. Yoshida (Tokyo Institute, Polytechnic University) T. Satoh (Sharp) 1. Opto-electronic Chip-on-film Packaging Technology Using Fluorinated 1. Low Cost Electroless Bumping for Ultra Fine Pitch Application in 8" Polyimide Optical Waveguide Films and 12" Wafers (Session Invite) M. Usui, S. Ishibashi, H. Hirata, S. Ishizawa, N. Koshoubu, T. Hayashi, S. Ohki, E. Zakel, Pac Tech / Germany NTT / Japan Capillary Chip Connection (C3); Low Cost Flip Chip Solution? 2. Novel Polyimide Waveguide Fabricated by the Femtosecond Laser Pulses (Session Invite) F. Sezaki, K. Namura, Kaneka, K. Kamada, K. Kintaka, J. Nishii, C.E. Bauer, TechLead / USA, A. Taran, Microelectronic Assembly Innovations / National Institute of Advanced Industrial Science and Technology / Japan Russia Improvement of Interfacial Adhesion of Al/Cr Films Deposited on Indium Processing and Electrical Property Studies of Conductive Adhesives Tin Oxide Coated Glasses by Interfacial Oxidation Filled with Metallic Particles and the Effect of the Additions of Nano-T.-M. Wu, J.-Z. Tong, National Chung Hsing University, J.-H.J. Hsieh, Nanyang sized Metallic Particles Technological University, L.-C. Chen, H.-W. Chiang, C.-L. Chung, S.-L. Fu, I-Shou University / Taiwan Y. S. Yang, Metal Industries Research and Development Center / Taiwan 4. Plastic Flip-chip MMIC Package for Millimeter-wave Application S. Masuda, Fujitsu Laboratories, H. Kira, M. Kitajima, Fujitsu / Japan 16:30 TA4: Business / Trends Improvements of a Board Level Reliability of the W-CSP with Lead Free Chairperson: C. Bauer (TechLead) Solder Using Stress Analysis K. Hashimoto (Fujitsu Laboratories) S. Tanaka, Seiko EPSON / Japan 6. Failure Mode Analysis by Non-destructive Evaluation and EBSP Packaging Technology & Market Trends in Taiwan Technique S. L. Fu, I Shou University / Taiwan K. Ueno, Kobelco Research Institute / Japan 2. Microelectronics Industry Management Strategies; an Updated EU Perspective A. Gandelli. Politecnico di Milano / Italy 3. Strengthening the Electronics Manufacturing Supply Chain R. Pfahl, J. McElroy, NEMI / USA 17:45 INTERNATIONAL RECEPTION Registration Fees

Evening, Thursday, April 15 Dai-ichi Hotel Tokyo Seafort (Overseas attendance only)

All participants from overseas are welcome to attend the International Reception. This is an informal event where you can relax and develop friendships with fellow professionals from around the world.

Member & Speaker 40 000yen (35 000yen)*

Student 5 000ven**

Non Member 50 000yen (45 000yen)*

Accompanying Spouse 5 000yen Welcome Reception Only 8 000yen Extra Proceedings 10 000yen *Including Reception and Proceedings

**Including Proceedings
() Advance by March 20, 2004

April 16 (Fri.) 9:00 FB1: Highspeed Board Design FA1: Interconnection Chairperson: K. Hashimoto (Fujitsu Laboratories) Chairperson: P. Collander (Poltronic) M. Tsukamoto (The University of Tokyo) S. Hiura (Toshiba) 1. LCP / Cu Lamination by the Surface Activated Bonding (SAB) 1. Design for Enhanced Board Level Solder Joint Reliability of Very High Pin Count FCBGA Package K. Nanbu, Toyo Kohan / Japan Novel Material System Solution for Fine Pitch Non-metallurgical Flip H.S. Ng, M. Lim, T.Y. Tee, STMicroelectronics / Singapore 2. Electrical Modeling of FC-BGA for High Speed Package Applications Chip Interconnections N. Tanaka, Hitachi, A. Nagai, M. Yasuda, Hitachi Chemical / Japan M.-K. Chen, C.-C. Tai, National Cheng Kung University, 3. Interconnection Sheet for Ultra High Pin Counts Applications Y.-J. Huang, S.-L. Fu, I-Shou University / Taiwan T. Ochiai, K. Miwa, K. Taguchi, NGK Insulators / Japan A Simulation Methodology and Design Practice for High Speed Parallel Resin Encapsulated Flex Interconnection Bus Considering SSN N. Takahashi, S. Suminaga, IBM Japan / Japan K. Kawate, Sumitomo 3M / Japan 5. Low Temperature Flip Chip Attachment for Flexible Display Applications Compact Vertical Transitions for High-speed Printed Circuit Boards B. Vandecasteele, IMEC, J. Maattanen, Elcoteg Network / Finland, T. Kushta, K. Narita, T. Saeki, H. Tohya, NEC / Japan T. Podprocky, J. Vanfleteren, IMEC / Belgium Improvement of LAN Cable for 1Gbps Ethernet with High Frequency of Development of Void Decrease Process in BGA/CSP Mounting 300MHz M. Takesue, Fujitsu / Japan O. Koyasu, K. Ohashi, Fujikura, Y. Akiyama, K. Otsuka, Meisei University / Measurements of the Transmission Characteristics and the Electric Field Radiation of Various Parallel Pair Lines 11-30 T. Kasuga, E. Ohta, K. Takahashi, H. Inoue, Akita University / Japan LUNCH TIME 12:30 FA2: MEMS Packaging FB2: Thermal Management Chairperson: A. Okuno (Sanyu Rec) Chairperson: H.-S. Ng (STMicroelectronics) N. Hashimoto (Seiko Epson) S. Kitajo (NEC) Packaging and Assembly of MEMS Devices: A Major Impediment to the 1. Evaluation by Simulation of the Aging State of a Thyristor System Used in a Power Plant (Session Invite) A. Guedon-Gracia, E. Woirgard, C. Zardini, Universite Bordeaux I, A. Morita, Prismark Partners / USA 2. Aligned Room-temperature Wafer Bonding by Ar Beam Surface G. Simon, EDF R&D site les Renardieres / France Activation for Wafer-scale MEMS Packaging 2. Wick Structure Effect on the Performance of Vapor Chambers H. Takagi, National Institute of Advanced Industrial Science and Technology / C.-W. Lin, J.-C. Shyu, L.-K. Yeh, S.-W. Chen, C.-T. Chou, M.-J. Tsai, Industry Technology Research Institute / Taiwan 3. Novel Packaging Technology for MEMS Devices Thermal Fatigue Life Prediction of Sn-3.0Ag-0.5Cu Solder Joint by M. Chino, T. Shimada, H. Tazawa, Misuzu Industries, Modified Coffin-Manson Equation M. Urano, H. Ishii, T. Shimamura, K. Machida, NTT / Japan M. Yamabe, Toshiba / Japan 4. A Novel MEMS Optical Fiber Pressure Sensor Packaging Design Thermal Performance of Stacked CSPs G. Wang, Y. Fu, M E Welland, H.P. Hodson, University of Cambridge, / UK, G. Gray, S. Krishnan, I. Osorio, Tessera / USA J. Ma, Tsinghua University / China Comparative Study of Thermally Conductive Fillers in Underfills Dicing Technology for the Next Generation - The Stealth Dicing W.-S. Lee, J. Yu, Korea Advanced Institute of Science and Technology, Technology T.Y. Lee, Hanbat University / Korea 14:35 F. Fukuyo, Hamamatsu Photonics / Japan COFFEE BREAK 14:50 FA3: System in Package FB3: Lead Free Chairperson: G. Gray (Tessera) Chairperson: S.-L. Fu (I-Shou University) Y. Kodama (Kyocera SLC Technologies) K. Tsunoi (Fujitsu) First Single Module Demonstration of SOP with Digital, Optical and RF Development of New Fluxless Reflow Soldering Process by Hydrogen for Last Mile Broadband Applications Radical V. Sundaram, R.R. Tummala, Georgia Institute of Technology / USA T. Nakamori, Kumamoto University / Japan 2. Development of a New Interposer Including Embedded Film Passive 2. Effect of Aging on the Interfacial Reaction of BGA Sn-Ag-Cu and Sn-Ag Solders with Ni(P)/Au Surface Finish on Pad Components K. Nakamura, T. Mori, K. Nakayama, M. Yamaguchi, M. Akazawa, S. A. Sharif, Y.C. Chan, City University of Hong Kong / Hong Kong Comparative Study of Lead Free Solder with Electrolytic Ni and Kuramochi, A. Takano, Dai Nippon Printing, Y. Fukuoka, Weisti / Japan Electroless NiP Layer during Long Time Reflow on BGA Packages 3. FCBGA Type High Speed SIP using Ultra Fine Pitch Interposer M.N. Islam, Y.C. Chan, City University of Hong Kong / Hong Kong Analysis on the Surface Oxide Film and the Reliability of Bumps Used H. Matsuki, T. Okamoto, M. Ikumo, S. Tiba, N. Saito, A. Miyota, E. Watanabe, Fuiitsu / Japan for Flip Chip Bonding 4. Polymeric Carbon Embedded Resistors in Multilayer Printed Wiring Y. Liu, J. Ma, G. Chen, Q. Li, Tsinghua University / China Boards Comparison of Wire Bondability on Rigid and Flexible Substrates Y.H.Chan, J.-K. Kim, Hong Kong University of Science & Technology, K. Perala, T. Rapala-Virtanen, Aspocomp Group, T. Uusluoto, A. Tuominen, Tampere University of Technology / Finland D. Liu, P.C.K. Liu, Y.M. Cheung, M.W. Ng, ASM Assembly Automation / An Alternative Method for Organic Substrate for Use in High Density Hong Kong Miniaturized Electronic Assembly P. Jalonen, Satakunta Polytechnic / Finland (16:55)6. New Approaches to 3-D Interconnection Systems in Package Applications 17:20 C. Val, 3D Plus / France

MICROELECTRONICS SHOW

State-of-the-art technologies, materials, devices, and equipment for microelectronics will be displayed at the 18th Microelectronics Show, which will be held at Tokyo Ryutsu Center(TRC) during the same period. Numerous leading companies will be exhibiting cutting-edge technologies and products.

10:00a.m. - 5:00p.m. Wednesday, April 14 10:00a.m. - 5:00p.m. Thursday, April 15 10:00a.m. - 4:00p.m. Friday, April 16 (Admission Free)

Tokyo Ryutsu Center (The 2nd monorail station from the Conference site) SHINJUKU

JR Cbuo Lise

UENO

SHIBUYA

JR Yarianote Line

JR Narita Express

JR Narita Express

TOKYO

OSAKI

SHINAGAWA

HAMAWATSUCHO

Limousin Bes

TENNOZ ISLE

Rinkai Line

Tokyo Monoral Line

RYUTSU CENTER

HANEDAT

AIRPORT

JR Saikvo L

For more information on 2004 ICEP contact:

Secretariat of 2004 ICEP IMAPS Japan / JIEP

3-12-2 Nishiogikita, Suginami-ku

Tokyo 167-0042, Japan

Phone:+81-3-5310-2010, Facsimile:+81-3-5310-2011

E-mail: imaps-j@jiep.or.jp

2004 ICEP事務局

社団法人エレクトロニクス実装学会 〒167-0042 東京都杉並区西荻北3-12-2 電話:03-5310-2010, FAX:03-5310-2011