

April 19 (Fri.)

9:30	<p>FA1: 3D Pakaging Chairperson: M.-K. Iyer (Institute of microelectronics) S. Uegaki (Kyocera)</p> <ol style="list-style-type: none"> High Aspect Ratio Copper Via Fill Used for Three Dimensional Chip Stacking K. Kondo, T. Okamura, J. J. Sun, Okayama University, M. Tomisaka, H. Yonemura, M. Hoshino, K. Takahashi, Association of Super-Advanced Electronics Technologies / Japan Superfine Flip Chip Interconnections in 20micromillipitch T. Morifji, Y. Tomita, T. Ando, R. Kajiwara, N. Tanaka, T. Sato, K. Takahashi, Association of Super-Advanced Electronics Technologies / Japan Reliability Improvement of 4-stacked FBGA Package M. Chino, Misuzu Industries / Japan High Reliability Insulation Layer Between Each IC for Stacked IC A. Okuno, K. Nakahira, Sanyu Rec / Japan 3D Interconnects at Wafer Level by Wafer Bonding V. Dragoi, P. Lindner, T. Glinsner, EV Group, F. Shiraki, EV Group Japan, C. Schaefer, EV Group / Austria Encapsulation of 3D Stacked Packages H. Quinones, A. Babiarz, L. Fang, Asymtek / U.S.A. Multi Layer Semiconductor Package of Tape-BGA I. Kato, Toppan Printing / Japan 	<p>FB1: Interconnection II Chairperson: Y.-B. Sun (Kyonggi University) I. Watanabe (Hitachi Chemical)</p> <ol style="list-style-type: none"> New Concepts in Flipchip Bump Technology (Session Invite) S. Denda, Nagano Prefectural Institute of Technology / Japan High Density Flip Chip on Flex (FCOF): Process, Materials and Reliability J. Maattanen, P. Palm, Elcoteq Network / Finland Development of a Flip-chip Flex BGA Package for High Performance Applications P.-S. Teo, Y.-K. Yeo, D. Pinjala, O. N. Khan, X.-W. Zhang, S. Sampath, T.-C. Chai, Institute of Microelectronics / Singapore Dynamic Strain Generated Under a Plated Bump During Ultrasonic Flip-Chip Bonding N. Watanabe, T. Asano, Kyushu Institute of Technology / Japan Bond Strength Analysis of a In-Au Eutectic Bond Under Various Bonding Conditions Z. Kachwalla, R. Chai, CSIRO / Australia Solderability and Thermal Analysis of Solder Bump Material Y. F. Liu, F. Liu, K. C. Yang, Y. P. Wang, T. D. Her, Siliconware Precision Industries / Taiwan Bouncing of Molten Solder Droplets During Solder Bump Formation W. Hsiao, J.-H. Chun, H.-Y. Kim, Massachusetts Institute of Technology / U.S.A.
11:50	LUNCH TIME	
12:50	<p>FA2: Design and Testing Chairperson: S.-L. Fu (I-Shou University) S. Oka (Mitsubishi Electric)</p> <ol style="list-style-type: none"> Development of Probing Technology for 20micromilli-Pitch Bumps M. Tanioka, M. Sunohara, K. Takahashi, Association of Super-Advanced Electronics Technologies / Japan Techniques and Tools for Product-specific Analysis Templates: Towards Enhanced CAD-CAE Interoperability for Simulation-based Design and Related Topics R. S. Peak, Georgia Institute of Technology / U.S.A. Power-off Vectorless Test Method for Pin Opens in CMOS Logic Circuits M. Hashizume, University of Tokushima / Japan Micro-contact Probe Fabricated Using LIGA Process T. Haga, Sumitomo Electric Industries / Japan The New Film Intelligent Electronic Converts Using High Technology Materials for Low Power Discharge Lamps T. Sobczyk, J. J. Gondek, S. Kordowiak, W. Mysinski, Technical University of Cracow, B. Kawa, J. Kocol, Technical School of Communications, P. Szatynski, Cracow Electronics Works / Poland 	<p>FB2: Thermal Management Chairperson: C. Zardini (Universite Bordeaux I) S. Kitajo (NEC)</p> <ol style="list-style-type: none"> Thermal Interface Material Selection Methodology for High Power Dissipating Multi Chip Package D. Pinjala, O. K. Navas, R. Ranjan, S. Srinivasamurthy, Institute of Microelectronics / Singapore 3D Thermo -electric Cooler Analysis for Laser Diode Module Y. Watanabe, Sumitomo Electric Industries / Japan A Novel Composite Material for Electronic Packaging and Thermal Management - High Reinforcement Content Aluminum Matrix Composites G. Wu, Q. Zhang, G. Chen, L. Jian, B. Luan, Harbin Institute of Technology / China Novel Thermal Interface Material Using Complex Metal and Polymer I. Suehiro, N. Harada, Y. Hotta, Nitto Denko / Japan
14:30	COFFEE BREAK	
14:50	<p>FA3: Substrates Chairperson: H. Quinones (Asymtek) H. Hozoji (Hitachi)</p> <ol style="list-style-type: none"> Effects of Power-ground Plane Structure on Radiated Emission from PCB S. Haga, Association of Super-Advanced Electronics Technologies / Japan Package Contracted with Fine Pitch IVH for High Pin Count Chip Attachment S. Koyama, T. Koyama, N. Katagiri, S. Wakabayashi, Shinko Electric Industries / Japan Simultaneous Formation of Wiring and Via Using Photoinduced Selective Plating T. Hiraoka, Y. Hotta, K. Asakawa, S. Matake, Toshiba / Japan Cutting Edge Technologies for Micromachining Y. Osako, Electro Scientific Industries / U.S.A. Material Properties of Liquid Crystal Polymer Film and Its Applications in High Density Interconnections S. Fukutake, Japan Gore-Tex / Japan Moisture Characteristics and Performance of Halogen-free Laminates R. Rajoo, E. H. Wong, Institute of Microelectronic / Singapore 	<p>FB3: Reliability Chairperson: F. Uchikoba (TDK) T. Kobayashi (Tohoku Epson)</p> <ol style="list-style-type: none"> Board Level Reliability Enhancement for the Transfer Molded Wafer Level CSP Packages X. Zhang, E. H. Wong, M. K. Iyer, T. B. Lim, Institute of Microelectronics / Singapore Board Level Solder Joint Reliability Modeling of TFBGA Package T. Y. Tee, H. S. Ng, K. Sivakumar, STMicroelectronics / Singapore Solder Ball Joint Reliability of Electroless Ni-P/Pd/Au Finish T. Noudou, Hitachi Chemical / Japan Study of Polymers and Solder Joint Structures for Wafer Level Packaging Applications H. Han, S. C. Choi, Y. S. Ryu, I. H. Chi, K. S. Hwang, Microscale / Korea Observation of Wearout Type C4 Microcrack During Temperature Cycling, and a Accerellation Model Using Finite Element Analysis K. Umemoto, A. Yoshimura, A. Gohda, IBM Japan / Japan Reliability of CrCuNi Underbump Metallization K. C. Chan, C. P. Cheong, MicroFab Technology / Singapore
16:50		