

Advance Program

ICEP-IAAC 2025

2025 International Conference on Electronics Packaging and
iMAPS All Asia Conference



April 15-19, 2025

Wakasato Municipal Cultural Hall
Nagano, Japan

Sponsored by IEEE EPS, IEEE EPS Japan Chapter, iMAPS and SMTA

Welcome to ICEP-IAAC2025



On behalf of the Organizing Committee, it is with great pleasure that we welcome you to the 24th International Conference on Electronics Packaging in conjunction with the iMAPS All Asia Conference (ICEP-IAAC2025). This esteemed event will take place at the Wakasato Municipal Cultural Hall in Nagano City from April 15 to 19, 2025.

The International Conference on Electronics Packaging (ICEP) is organized by the Japan Institute of Electronics Packaging (JIEP) and is technically co-sponsored by the IEEE Electronics Packaging Society (EPS), the IEEE EPS Society Japan Chapter, the Surface Mount Technology Association (SMTA), and the International Microelectronics Assembly & Packaging Society (iMAPS). Since its inception as the International Microelectronics Conference (IMC) in 1980, this event has undergone several transformations—from the IEEE International Electronic Manufacturing Technology Symposium (IEMT) to the annual IEMT/IMC starting in 1997—ultimately adopting the name ICEP in 2001.

We are exceptionally proud to host the IAAC event in Nagano, an esteemed occasion that takes place every three years in Japan. This year, the conference will begin with an IAAC session centered on the theme "3D Chiplet Technologies for Automotive/AI Applications." This session promises to provide groundbreaking insights into packaging, serving as the inaugural event of ICEP-IAAC2025.

ICEP-IAAC2025 is emerging as a premier conference in the field of electronics packaging, bringing together leading global figures from the electronics industry, academia, and research institutions. The event will feature more than 230 oral and poster presentations, marking a record high for ICEP. This conference offers an excellent platform for researchers and engineers from academic and industrial spheres worldwide to tackle new challenges and explore future research directions in electronics packaging. The conference encompasses a broad array of topics, including advanced packaging, design, modeling and reliability, emerging technologies, high-speed wireless components, thermal management, interconnections, materials and processes, optoelectronics, power electronics, and more. Furthermore, ICEP's long-standing partners—iNEMI, IMPACT, ISMP, and Pan-Pacific—will present unique regional technology trends in their dedicated sessions. International Symposium on Dry Process (DPS) and the Advanced Metallization Conference (ADMETA) of the Japan Society of Applied Physics (JSAP) will also host sessions at ICEP-IAAC2025.

In closing, we extend our deepest gratitude to our sponsors, committee members, session chairs, authors, presenters, local organizers in Nagano, and especially the secretariat members, whose dedication over the years has been instrumental in planning this conference. We sincerely hope you enjoy the engaging talks and fruitful discussions at ICEP-IAAC2025, amidst the beautiful natural surroundings of Nagano City.

Taiji Sakai
General Chair, ICEP-IAAC 2025



IAAC Special Session

3D Chiplet Technologies for Automotive/AI Applications

Room A	
13:00	Greeting Beth Keser, Zero ASIC, IMAPS Past President / US
13:10	TBD Hisashi Kanazashi, Ministry of Economy, Trade and Industry / Japan
13:30	Latest Status of on-Substrate Material Development for CoWoS Packaging Shimpei Yamaguchi, tsmc Japan 3DIC R&D Center / Japan
14:00	Advanced Packaging Technologies in Memory Applications for AI Era Ki Ill Moon, SK hynix / Korea
14:30	Enabling Power Efficient AI with Advanced Packaging Hajime Saiki, AMD / US

Room A	
15:00	Chiplets and Advanced Packaging for AI Applications: Costs and Risks Amy Lujan, SavanSys Solutions / US
15:30	Break
15:45	Developments in Advanced SoC Research for Automotive Nobuaki Kawahara, ASRA / Japan
16:15	Chiplets and Advanced Packaging for Automotive: Motivation and Opportunities Vikas Gupta, ASE / US
16:45	Chiplets in Automotive Electronics : Opportunities and Challenges Andreas Grassmann, Infineon Technologies / Germany

	Room A	Room B	Room C	Room D	Room E
9:30	WA1: iNEMI Session WA1-1 <Session Invited> A Study of Applying AI in Electronic Manufacturing Feng Xue ¹ , Masahiro Tsuruya ² , ¹ IBM / Singapore, ² iNEMI / Japan WA1-2 The Study of Glass Core Substrates Warpage Kang Eu Ong ¹ , Junko Konishi ² , Yoichiro Sato ² , Tatsuro Yoshida ³ , Kei Murayama ⁴ , Makoto Tsukahara ⁵ , Haley Fu ⁶ , ¹ Intel Technology / Malaysia, ² AGC, ³ Shinko Electric Industries / Japan, ⁴ iNEMI / China WA1-3 Thermomechanical FEM Analysis of Sn-Bi Solder Joint During Temperature Cycling for Fine Pitch 1st Level Interconnect Toyohiro Aoki ¹ , Yasuharu Yamada ¹ , Sayuri Kohara ¹ , Gokhale Shripad ² , Sze Pei Lim ³ , Russell Kastberg ⁴ , Masahiro Tsuruya ⁵ , ¹ IBM Research – Tokyo / Japan, ² Intel / US, ³ Indium / Malaysia, ⁴ IBM / US, ⁵ iNEMI / Japan WA1-4 Effect of Interfacial Wetting on First Level Interconnect Joint Formation for Low Temperature Solders-iNEMI Project Shripad Gokhale ¹ , Edvin Cetegen ¹ , Rui Zhang ¹ , Sze Pei Lim ² , Russell Kastberg ³ , Toyohiro Aoki ⁴ , Masahiro Tsuruya ⁵ , ¹ Intel / US, ² Indium / Malaysia, ³ IBM Infrastructure / US, ⁴ IBM Research – Tokyo, ⁵ iNEMI / Japan	WB1: Cu Interconnection WB1-1 Influence of Geometrical Design Based on Copper Direct Bonding Process Koharu Yuzawa ¹ , Hideki Kitada ² , ¹ Shima Shima Production, ² K. R. C. Group / Japan WB1-2 Reducing Electrical Resistivity of Copper-CNT Composite Film for High-Ampacity Back End of Line and Interconnection Y. Takeishi, K. Yasuda, Osaka University / Japan WB1-3 Elemental Characterization for Electroless Cu Layer of Stacked Micro-via in Substrate by STEM and ToF-SIMS M. Nishijima ¹ , M. C. Hsieh ² , Z. Zhang ³ , A. Suetake ⁴ , R. Okumura ⁵ , H. Yoshida ⁶ , C. Chen ⁷ , H. Seto ⁸ , Y. Kitahara ⁹ , K. Hashizume ¹⁰ , K. Yamana ¹¹ , K. Suga ¹² , ¹ Osaka University, ² Okuno Chemical Industries / Japan WB1-4 Thermo-mechanical Reliability of Ag and Cu Joint Structure with EMC Molding YehRi Kim ^{1,2} , Dongjin Kim ¹ , ¹ KITECH, ² Korea University / Korea	WC1: Advanced Packaging-1 WC1-1 <Session Invited> Wafer Bonding Advances & 3D Applications Hiroshi Yamamoto, EVG / Japan WC1-2 Advanced Packaging Activity at Arizona State University Hongbin Yu, Arizona State University / US WC1-3 Development of Fine-Pitch Cu-Cu Hybrid Bonding on Face-to-Back Structure for Three-Layer WoWoW: Impact of Wafer-Warpage on Wafer Bonding Properties Yukako Ikegami, Kengo Kotoo, Kan Shimizu, Yoshihisa Kagawa, Hayato Iwamoto, Sony Semiconductor Solutions / Japan WC1-4 Low-Temperature Cu/Cu Hydrophilic Bonding Using Ar Ion Beam Activation J. Wang ^{1,2,3,4} , K. Takeuchi ¹ , M. Kubota ^{1,2} , M. Kawano ^{1,2} , T. Takagi ^{1,2} , M. Niwa ^{1,2} , T. Kuroda ^{1,2} , T. Suga ^{1,2,3} , ¹ The University of Tokyo, ² Research Association for Advanced Systems, ³ Tohoku University, ⁴ Meisei University / Japan	WD1: Emerging Technologies WD1-1 Packaging Design and Manufacturing of an Implantable Episcлера Surface Stimulator Mian Tao, Chi-Chuen Jeffery Lo, Chi-Ying Tsui, Shi-Wei Ricky Lee, The Hong Kong University of Science and Technology / Hong Kong WD1-2 Cancelled WD1-3 3D Miniaturization of Magnetic-Assisted Capsule Endoscope Using Mass-Transfer Cu Pillar Pin Assembly and Vacuum Printing Encapsulation Li-Cheng Shen ¹ , Sing Wu ² , Ming-Hung Chang ³ , Chao-Hsuan Wang ⁴ , Tai-Lin Wu ⁵ , Hung-Yi Tsai ⁶ , Chung-Ping Chang ⁷ , Kuan-Ying Shen ⁸ , Hawk Yeh ⁹ , ¹ Universal Global Scientific Industrial, ² Insight Medical Solutions / Taiwan WD1-4 Proposal of a Multi-Layered Indoor Spatial Coordinate Definition Method and Compact Detection Module Using 5th Generation Mobile Communication System and Sensors Maho Terashima, Nobuaki Hashimoto, Suwa University of Science / Japan	WE1: DMR-E-1 WE1-1 Power Integrity Improvement for CoWoS-L[®] Using Simulation-Based Modeling of Deep Trench Capacitor 1100 fF/mm² Tzu-Yu Huang, Michael Yu, Jhen-Hong Lin, Mochtar Chandra, Christine Bair, L.C. Hung, James Chen, Taiwan Semiconductor Manufacturing / Taiwan WE1-2 Study of New Preconditioning for Solderability Testing Takaaki Sensui, Hideyuki Nagai, TDK / Japan WE1-3 A Machine Learning Model for Vickers Hardness of Sn-In-X Low-Temperature Solder Hao-Wei Kuo, Yu-chen Liu, National Chen Kung University / Taiwan WE1-4 Improved Electrical Reliability Within EMI-Shielding Case for the Assembly of Advanced Miniaturized Electronic Packages Masashi Nakahama ¹ , Akihiro Kiyosue ¹ , Mutsuharu Sunoda ² , Morgana Ribas ² , ¹ MacDermid Performance Solutions Japan / Japan, ² MacDermid Alpha Electronics Solutions India / India
11:10	Break				
11:20	WA2: IMPACT Session WA2-1 <Session Invited> Alloying Effect on High Reliability Solder Materials Albert Tzu-Chia Wu ¹ , Wei-Ting Lin ¹ , Kelvin Li ² , Kuo-Shu Lin ² , Chang-Meng Wang ³ , ¹ National Central University, ² Shenmao Technology / Taiwan WA2-2 <Session Invited> Evaluation of Energy Dissipation Associated to Interface Debonding in Redistribution Interconnect Tz-Cheng Chiu, Shih-Chen Lin, National Cheng Kung University / Taiwan WA2-3 <Session Invited> The trend of Heterogeneous Integration for GAI Dyi-Chung Hu, SiPlus / Taiwan WA2-4 <Session Invited> Investigating the Electromigration Behavior Within Copper Redistribution Line Using Numerical Simulation Methods Tai-Yu Pan ¹ , Min-Yan Tsa ² , Wen-Dung Hsu ¹ , ¹ National Cheng Kung University, ² ASE Group / Taiwan	WB2: Cu-Cu Bonding WB2-1 Investigation of Bonding between Nanotwinned Cu and Nanocrystalline Cu Po-Hung Lai, Chih Chen, National Yang Ming Chiao Tung University / Taiwan WB2-2 Optimizing Cu-Cu Bonding Strength in Nanotwinned Cu Films Through Plasma-Induced Surface Roughening Ming-Chieh Chen, Chih Chen, National Yang Ming Chiao Tung University / Taiwan WB2-3 Light Exposure Pre-treatment for Copper-to-Copper Direct Bonding Yu-Cheng Ke, Yao-Wen Zhang, Jenn-Ming Song, National Chung Hsing University / Taiwan WB2-4 Nanocrystalline Cu-Cu Bonding Arrays for High-Density Integrated Circuits Zi-Ting Ye, Shichen Xie, King-Ning Tu, Yingxia Liu, City University of Hong Kong / Hong Kong	WC2: Advanced Packaging-2 WC2-1 Regulating Sn Grain Orientations in Solder Joints Through CoSn₃ Xinjie Wang, Hiroaki Tatsumi, Hiroshi Nishikawa, Osaka University / Japan WC2-2 Glass to Glass Joint by Low Temperature Soldering Using Localized Induction Heating Process Chi Hsuan Lin ¹ , Hiroaki Tatsumi ¹ , Jenn Ming Song ² , Hiroshi Nishikawa ³ , ¹ Osaka University / Japan, ² National Chung Hsing University / Taiwan WC2-3 Effect of Bi on Properties of Sn-9Zn Alloy for Interconnections Hao-Zhe Kao, Chih-Ming Liang, Yu-An Shen, Feng Chia University / Taiwan WC2-4 Design High Shear Strength Sn-Bi-X Low-Temperature Solders on Cu Substrate Using a Machine Learning Approach Pei-Zhen Wu, Yu-chen Liu, National Cheng Kung University / Taiwan	WD2: Polymer Materials WD2-1 <Session Invited> A Liquid Epoxy Encapsulant With Excellent Weather Resistance, Long-Term Reliability and Casting Properties Satoshi Osawa, Takayuki Kajihara, Toshio Suetsugu, Tatsuya Ikeda, NIHON GOSEI KAKO / Japan WD2-2 Effect of Silica Fillers on the Curing Reaction of Epoxy-Imidazole Thermoset Resin K. Naka ¹ , Y. Furushima ¹ , T. Hirano ¹ , Y. Taguchi ¹ , H. Torigoe ² , T. Takao ³ , A. Takase ² , T. Nouseou ⁴ , Y. Ishikawa ⁵ , K. Ishii ⁶ , ¹ Toray Research Center, ² Sanyu Rec / Japan WD2-3 Electrical Conductivity Variations of Stretchable Printed Wires Examined from Hierarchic Deformation Behavior Masahiro Inoue, Rintaro Yamamoto, Gunma University / Japan WD2-4 Acceleration of Silver Micro-Flake Sintering to Enhance Interconnection Integrity Using a Flexible Epoxy-Based Binder Takanori Fukushima, Masahiro Inoue, Gunma University / Japan	WE2: DMR-E-2 WE2-1 Refined Measurement of the Specific Contact Resistivity and Reliability at the Interface between Bismuth Telluride and Metals A. Katsura ¹ , M. Tsurumoto ² , Y. Hirose ¹ , D. Micucci ³ , T. Sugahara ⁴ , ¹ Kyoto Institute of Technology / Japan, ² Politecnico di Torino / Italy WE2-2 HV-H3TRB Evaluation of Ag and Cu Sintering Paste for Double Sided Sintered Power Devices Felix Steiner ¹ , Dai Ishikawa ² , Hideo Nakako ² , Thomas Blank ¹ , ¹ Karlsruhe Institute of Technology / Germany, ² Resonac / Japan WE2-3 A Mesh Size Searching Method in WLP Reliability Prediction with Fixed Coffin-Manson Parameters Y. T. Su, K. N. Chiang, National Tsing Hua University / Taiwan WE2-4 Prototype of Heating Device for Low-Temperature Cooking Using Dielectric Heating K. Imai, Y. Furuyama, K. Kuramochi, T. Yamamoto, Tokyo University of Science / Japan
13:00	Lunch				
13:50	Award Ceremony				
14:30	Break				
14:40	Keynote Lecture I: Brightening the Future with Advanced Semiconductor Packaging Technologies Yasushi Araki, SHINKO ELECTRIC INDUSTRIES				
15:40	Break / Poster Session				
16:40	Keynote Lecture II: Digital Twins in Data Center Cooling: Meeting AI Demands With Smart Design and Innovation Ali Heydari, NVIDIA				
17:40	Introduction to 2026				
17:45	Welcome Reception				
18:30	Welcome Reception				
20:30	Welcome Reception				

	Room A	Room B	Room C	Room D	Room E
8:30	Keynote Lecture III: Beyond Moore's Law: Semiconductor Packaging in the Chiplet Revolution				
9:30	Yasumitsu Oriti, Rapidus				
9:30	Break				
9:40	<p>TA1: ADMETA/DPS Session</p> <p>TA1-1 <Session Invited> Deposition of Dielectric Films From Plasma-Generated Aerosols Zachary Holman, Arizona State University / US</p> <p>TA1-2 <Session Invited> Advanced Plasma Etching Technology for Cutting-Edge Devices Michikazu Morimoto, Hitachi High-Tech / Japan</p> <p>TA1-3 <Session Invited> Multilayer Graphene Synthesis by Microwave Plasma CVD for Interconnect Application Takashi Matsumoto, Tokyo Electron Technology Solutions / Japan</p> <p>TA1-4 <Session Invited> Cultural Fusion ? Tadashi Fukuda, Tech Extension / Japan</p>	<p>TB1: Advanced Metallic Materials</p> <p>TB1-1 Development of Industrial Purification Methods for Silver Nanowires Used as Transparent Conductive Materials K. Sato^{1,2}, S. Kumon¹, J. Balachandran², Y. Suto¹, ¹DOWA HOLDINGS, ²Tohoku University / Japan</p> <p>TB1-2 Phase Equilibrium of the Fe-Sn-Zn Ternary System at 270°C Ssu-Chi Huang, Hsing-Tieh Lee, Yu-Pin Hsieh, Yee-Wen Yen, National Taiwan University of Science and Technology / Taiwan</p> <p>TB1-3 Copper Nano/Fine Particles as Joining Materials for Low Temperature Sintering Tetsu Yonezawa, Hokkaido University / Japan</p> <p>TB1-4 Cost-Effective and Low-Temperature Sintering of Oxidized Copper Nanoparticles for Power Electronics Tetsu Yonezawa, Hokkaido University / Japan</p>	<p>TC1: SMTA/Pan Pacific Session</p> <p>TC1-1 <Session Invited> A Novel Expansion Process for FO-WLP Using Tape Expansion, Self-Assembly, and Tape Frozen Detachment Technique Shinya Takyu, LINTEC / Japan</p> <p>TC1-2 <Session Invited> Conductive Cu Paste as a Via Filling Material for Through Glass Via (TGV) Yoshinori Ejiri, Masumi Sakamoto, Chiaki Shimizu, Naoyuki Kikuchi, Futoshi Okawa, Masayoshi Nishimoto, Seiji Kai, Hiroshi Uragami, Resonac / Japan</p> <p>TC1-3 <Session Invited> Chip-to-Wafer Polymer Hybrid Bonding for low-temperature process Takenori Fujiwara, Toray Industries / Japan</p>	<p>TD1: Solder Interconnect</p> <p>TD1-1 High-Speed Solder Ball Shear Test and Component Shear Test for Evaluating the Robustness of Solder Joints Under Different Reflow Peak Temperature Y. Y. Chen, Y. S. Zou, Vance Liu, M. H. Chung, C. L. Gan, Micron Technology / Taiwan</p> <p>TD1-2 Multi Scale Micromechanical Testing for New Polymer Core Solder Ball (PCSB) Interconnections Reliability in Operating Conditions Irati Malkora¹, Sergio Sao-Joao¹, Guillaume Kermouche², Sébastien Bucher², Mines Saint-Etienne, ¹IREIS / France</p> <p>TD1-3 Enhanced Self-Propagating Exothermic Reaction Bonding With Nanostructured Cu/Sn Interlayer Han Jiang^{1,2}, Changqing Liu², Jingyu Chen¹, Yaohua Xu¹, ¹Anhui University / China, ²Loughborough University, ³The University of Sheffield / UK</p> <p>TD1-4 Enhanced Electrochemical Migration Resistance of Fine-Pitch Nano-Sized Ag Interconnects by Self-Assembly Monolayers Fan-Yi Ouyang, Chia-Hung Tsou, Wan-Hsuan Lin, Chien-Cheng Chiang, National Tsing Hua University / Taiwan</p>	<p>TE1: Optoelectronics-1</p> <p>TE1-1 <Session Invited> All-Photonics-Function Embedded Package Substrate Using 2.3D RDL Interposer for Co-Packaged Optics Akihiro Noriki¹, Hirotaka Uemura², Haruhiko Kuwatsuka¹, Naoki Matsui², Reona Motoji², Dan Maeda², Tomoya Sugita², Fumi Nakamura², Satoshi Suda², Takayuki Kurosu², Takeru Amano², AIST, ²Kyocera / Japan</p> <p>TE1-2 A Simulation Study for Optimal Conditions of Single-Mode Polymer Optical Waveguides in Chip-To-Chip Connections Hiroki Ito, Yuji Furuta, Kenji Yanagisawa, Masaharu Kato, Hisashi Kaneda, Tomoharu Fujii, Shinko Electric industries / Japan</p> <p>TE1-3 Refractive Index Profile Analysis of Single Mode Polymer Optical Waveguide by Using Propagation-Mode Near Field Method Masaki Matsumoto, Tomoharu Fujii, Kazuhiro Yoshida, Shinko Electric industries / Japan</p>
11:20	Break				
11:30	<p>TA2: Glass PKG-1</p> <p>TA2-1 <Session Invited> Glass Packaging Markets and Critical Issues to Solve E. Jan Vardaman, TechSearch International / US</p> <p>TA2-2 Advanced Fabrication Techniques for Through Glass via (TGV) in Glass Core Substrates for Heterogeneous Integration of 2.5D/3D Advanced Packaging Applications Venugopal Govindarajulu¹, Coby Tao¹, Vengal Jalagam¹, Keshav Chandran¹, Katsumi Yoneda², Zia Karim¹, ¹Yield Engineering Systems / USA, ²Yield Engineering Systems / Japan</p> <p>TA2-3 Driving Efficiency in Advanced Packaging: TGV Tool Concepts and Supply Chain Impacts Richard Noack, Nils Anspach, Daniel Dunker, Roman Anspach, Rafael Santos, LPKF Laser & Electronics / Germany</p> <p>TA2-4 Pre-treatment for Adhesion Layer in Panel-Level Sputtering Applying an Improved Linear Ion Source A. Higashi, A. Ithori, T. Yuze, T. Terasawa, Y. Morikawa, ULVAC / Japan</p>	<p>TB2: Low Temperature Solder Materials</p> <p>TB2-1 Nanoindentation Study of Phases in Near-Eutectic Sn-Bi Alloy Xin Fu Tan¹, Viola Paul², Takahito Ohmura², Stuart D. McDonald¹, Kazuhiro Nogita¹, ¹The University of Queensland / Australia, ²NIMS / Japan</p> <p>TB2-2 Tensile Properties of Sn-37wt%Bi and Sn-57wt%Bi at Low Temperatures Xiaozhou Ye, Stuart D McDonald, Xin Fu Tan, Kazuhiro Nogita, The University of Queensland / Australia</p> <p>TB2-3 Planar Geometry Solder Study of Alloying Effects on Sn-Bi Electromigration Prabjit Singh¹, L. Palmer², T. Wassick³, R. F. Aspdian⁴, B. Franco⁵, L.A. Swaminathan⁶, H. Fu⁷, V. Vasudevan⁸, A. Allen⁹, K. Howell¹⁰, K. Murayama¹¹, H. Zhang¹², A. Lifton¹³, T. Munson¹⁴, S. Middleton¹⁵, M. Sarangapani¹⁶, IBM, ¹Intel / US, ²NEMI / China, ³Dell Technologies, ⁴HP / US, ⁵Nihon Superior, ⁶Shinko Electric Industries / Japan, ⁷Indium, ⁸MacDermid Alpha Electronics Solutions, ⁹Foresite / US, ¹⁰Heraeus Materials Singapore / Singapore</p> <p>TB2-4 Mechanical Tensile Behaviors of Sn-Bi Lead-Free Solder Alloys under Different Strain Rates and Temperatures Min-Cheng Yu, Nien-Chun Lin, Hsin-Chih Shih, Ching-I Tsai, Chin-Li Kao, Chen-Chao Wang, C.P. Hung, Wen-Fung Pan, ASE / Taiwan</p>	<p>TC2: ISMP Session</p> <p>TC2-1 <Session Invited> 2.xD Advanced Packaging with Bridge Die Platforms: Development, Structure, and Reliability Jayden Donghyun Kim, Jae-Sung Lim, Sanggyu Jang, Jin-Wook Jang, Yong-Nam Koh, HANA Micron / Korea</p> <p>TC2-2 <Session Invited> The Study on Ultra-Precision Surface Measurement Technologies in The Hybrid Bonding Process Joonho You, nexensor / Korea</p> <p>TC2-3 <Session Invited> Nanomechanical Modeling of Fracture and Plasticity in Metallic Multilayers During Thermal Cycles Ill You, Seoul National University / Korea</p> <p>TC2-4 <Session Invited> Single-Additive Cu Electrodeposition for Defect-Free TSV Filling Myung Jun Kim, Sungkyunkwan University / Korea</p>	<p>TD2: Power Electronics-1</p> <p>TD2-1 Issues of Using Unsaturated Heating Time for Transient Thermal Measurement Part 3 Shuhei Fukunaga¹, Tomoaki Hara², Tsuyoshi Funaki¹, ¹Osaka University, ²Siemens / Japan</p> <p>TD2-2 Large-Area Bonding for Direct Cooling for Applications in Power Inverters Shin-Il Kim¹, Yong-Ho Ko^{1,2}, Dongjin Kim¹, ¹KITECH, ²University of Science Technology / Korea</p> <p>TD2-3 Numerical and Experimental Investigations on Thermo-Stable Reliability of a Physical Property-Controlled Type High-Heat Dissipation Spacer for Double-Side Cooling Power Modules Dongjin Kim¹, Byeong Chan Kim¹, Yeh Ri Kim¹, Kue Jin Han¹, Taeseong Han², ¹KITECH, ²KOSTECSSYS / Korea</p> <p>TD2-4 Thermal Stability of Vertical Type Shunt Resistors for Use in Double Side Cooling SiC Power Modules Dongjin Kim¹, Yeh Ri Kim¹, Byeong Chan Kim¹, Kue Jin Han¹, Taeseong Han², ¹KITECH, ²KOSTECSSYS / Korea</p>	<p>TE2: Optoelectronics-2</p> <p>TE2-1 Reflowable Ceramic Multifiber Ferrule for Co-Packaged Optics Alexander William Setiawan Putra, Kentaro Matsuda, Motohito Takezaki, Hakusan / Japan</p> <p>TE2-2 Novel Passive Alignment Implementation using 41° Cleaved Fiber Array for Silicon Photonic Micro-Transceiver Michiyo Kubo, Shigeru Kobayashi, Koichi Takemura, Makoto Kuwata, Kazuhiko Kurata, AIO Core / Japan</p> <p>TE2-3 <Session Invited> Fabrication and Transient Optical Response of 910nm Broadband Near-IR Remote Phosphor-Converted LED Atsushi Okuno¹, Jang Uk An², ¹Green Planets / Japan, ²ALLIX / Korea</p>
13:10	Lunch Time				
13:10	Lunch Time				
14:00	Lunch Time				

Contact Information

Please contact for any inquiries about:

Registration

ICEP-IAAC2025 Registration Office
 c/o JAPATRA Co. Ltd.
 NK Fujibiru 8F, 3-21-1 Shimoochiai,
 Sinjyuku-ku, Tokyo, 161-0033 Japan
 E-MAIL: icep2025reg@japatora.co.jp

Conference Programs

Secretariat of ICEP-IAAC2025
 The Japan Institute of Electronics Packaging (JIEP)
 3-12-2 Nishiogi-kita, Suginami-ku Tokyo 167-0042, Japan
 E-MAIL: icep2025@jiep.or.jp
 https://www.jiep.or.jp/icep/

	Room A	Room B	Room C	Room D	Room E
14:00	TA3: Glass PKG-2 TA3-1 <Session Invited> High AR TGV Direct Wet Cu Metallization on Glass A. Okimoto ¹ , T. Onishi ^{1,2} , K. Inoue ¹ , M. Takayama ¹ , Koto Electric / Japan, ³ Grand Joint Technology / Hong Kong TA3-2 Development of Acid Copper Electroplating Chemicals for Advanced Packaging with TSV and TGV Nobuaki Nagano, Shota Suzuki, Ryo Aizawa, Yusuke Suga, Tetsuro Eda, JCU / Japan TA3-3 <Session Invited> Acid Copper Plating Process for RDL Suitable for Glass Substrate Atsuya Yamaguchi, Kohei Imahase, Reito Kobayashi, Tetsuro Eda, JCU / Japan TA3-4 <Session Invited> Integrated Low Temperature Based Glass Core Substrate Manufacturing Solutions Minimizing SeWaRe Type Failures Christian Buchner, SCHMID Group / Germany	TB3: Materials for Hybrid Bonding TB3-1 Enhancement of Bonding Strength Between Cured Polymer Dielectrics and SiO₂ by Plasma Activation Treatment Natsumi Sumito, Wataru Okada, Ryo Hayakawa, Satoshi Otsuka, Yuzo Nakamura, Yutaka Hisamune, Satoshi Inada, Mitsui Chemicals / Japan TB3-2 Hybrid Bonding of Cu and Manganin by Using VUV Irradiation Fu-Ling Chang ^{1,2} , C. Robert Kao ¹ , Akitsu Shigetou ¹ , National Taiwan University / Taiwan, ³ NIMS / Japan TB3-3 Surface Modification of Cu Native Oxide: Ag Displacement for Homogeneous Layering Shubhayan Mukherjee ¹ , Akitsu Shigetou ² , Shih-kang Lin ¹ , National Cheng Kung University / Taiwan, ³ NIMS / Japan TB3-4 Dimensional Effects on Grain Size and Surface Orientation of Nanocrystalline Cu in SiO₂ Micro-Vias Te-Hao Chao, Huai-En Lin, Chih Chen, National Yang Ming Chiao Tung University / Taiwan	TC3: Advanced Packaging-3 TC3-1 The Effect of Key Factors on 3D X-ray Imaging for Fan-Out Package Fan-Ju Hsiao, Yi-Sheng Lin, Cheng-Hsin Liu, ASE / Taiwan TC3-2 Chemical Identification of Foreign Matters in a Cavity Using Submicron Infrared Spectroscopy Michael K.F. Lo ¹ , Naoki Baden ² , Hanae Kobayashi ¹ , Norio Urayama ² , ³ Photothermal Spectroscopy / US, ⁴ Nihon Thermal Consulting / Japan TC3-3 In-Situ EBSD Tensile Behaviors of Pressured Silver Sintered Structures Ha-Young Yu, Min-Su Kim, Dongjin Kim, KITECH / Korea TC3-4 Simulation and Experimental Analysis of Capillary Underfill in 2.5d Multi-Chip Modules Chien-Ting Wu ¹ , Kazuki Noguchi ¹ , Yu-En Liang ¹ , Wei-Yu Lin ¹ , Zi-Hsuan Wei ¹ , Ching-Kai Chou ¹ , Leo Shen ¹ , CoreTech System (Moldex3D) / Taiwan, ² Sanyu Rec / Japan	TD3: Power Electronics-2 TD3-1 Evaluating the Effect of Ion Implantation on Suppression of Stacking Fault Expansion in 4H-SiC by Raman Spectroscopy A. Myalitsin ^{1,2} , V. Maeckel ² , T. Yoda ¹ , T. Ohba ¹ , ¹ Institute of Science Tokyo, ² ANVOS Analytics / Japan TD3-2 Non-destructive X-Ray Orientation Mapping of Die-Attach Solder Before and After Thermal Cycling Test Y. Hayashi ¹ , J. Kim ¹ , M. Yabashi ¹ , H. Tatsumi ² , ³ RIKEN SPring-8 Center, ⁴ Osaka University / Japan TD3-3 Power Cycle Testing, Behaviour of Clip-Sintered Bare Dies Felix Steiner ¹ , Janis Blank ¹ , Dai Ishikawa ² , Hideo Nakako ² , Thomas Blank ¹ , ³ Karlsruhe Institute of Technology / Germany, ⁴ Resonac / Japan TD3-4 Lower Inductance of POL Double-Layer Facing Structure Power Module Takumi Yumoto ¹ , Takumi Ikeda ¹ , Yoichi Nishihara ¹ , Keita Suzuki ¹ , Yoshikazu Takahashi ¹ , Koji Bando ¹ , ² Shinko Electric Industries, ³ Tohoku University / Japan	TE3: DMR-M-1 TE3-1 A Novel FOWLP Process Emulator for Predicting Multi-Step Accumulated Thermal-Mechanical Asymmetric Warpage Incorporating Time-Dependent Plastic Effects Shang-Feng Hsu, Kuo-Shen Chen, National Cheng-Kung University / Taiwan TE3-2 Warpage Control Strategy of Embedded Die Packaging on SESUB Technology Wei-Hong Lai, Chun-Yu Yen, Chung-Hung Lai, Tsung-Yuan Yang, Chin-Li Kao, Chen-Chao Wang, ASE / Taiwan TE3-3 Micro-Bump Connection and Chip Warpage Control Using the Reflow Process T. Igarashi, M. Togawa, M. Nakazawa, H. Iwamoto, Sony Semiconductor Solutions / Japan TE3-4 Warpage Behavior of Three-Phase SiC MOSFET Power Module During Fabrication Y. H. Liao ¹ , H. C. Cheng ¹ , Y. L. Liu ¹ , K. S. Kao ² , T. C. Chang ¹ , ³ Feng Chia University, ⁴ ITRI / Taiwan
15:40	Break				
15:40	Break				
16:00	TA4: Heterogeneous Integration Roadmap TA4-1 <Session Invited> IoT enabled by Heterogeneous Integration and AI Wei-Chung Lo, ITRI / Taiwan TA4-2 <Session Invited> Scalable 3D Chiplet Integration for AI Inference Applications Farhang Yazdani, BroadPak / US TA4-3 <Session Invited> Revolutionizing the Future: The Growth of Heterogeneous Integration, Chiplets, and Advanced Packaging Rozalia Beica, Rapidus Design Solutions / US TA4-4 <Session Invited> TBD	TB4: Intermetallic Compound for Electronic Packaging TB4-1 Phase Transitions of the η'-Cu₃Sn₃ Phase Under Electric Currents Shubhayan Mukherjee, Yu-chen Liu, Shih-kang Lin, National Cheng Kung University / Taiwan TB4-2 Intermetallic Compound Formation and Growth Behavior Between Ruthenium and Tin System Hsiu-mei Yang ¹ , Tzu-hsuan Huang ¹ , Yu-hsuan Lin ¹ , Min-cian Chen ² , Shih-kang Lin ¹ , ³ National Cheng Kung University, ⁴ Taiwan Semiconductor Manufacturing / Taiwan TB4-3 A Study on the Growth Kinetics and Hardness of IMCs in Au-In Joints Chih-Chia Bill Chang, C. R. Kao, National Taiwan University / Taiwan TB4-4 In-Situ Observations of Crack Propagation and Microstructure Evolution in a SAC305/Cu Solder Joint Using High-Voltage Electron Microscopy Kazuhiro Nogita ¹ , Xin F. Tan ¹ , Jiye Zhou ¹ , Stuart D. McDonald ¹ , Keith Sweatman ^{1,2} , Flora Somidin ^{1,3} , Hiroshi Maeno ¹ , Kazuhiro Yasuda ¹ , ⁴ The University of Queensland / Australia, ⁵ Nihon Superior / Japan, ⁶ University of Malaysia Perlis / Malaysia, ⁷ Kyushu University / Japan	TC4: Advanced Packaging-4 TC4-1 Micro Ball Mount Total Process in Wafer-Level and Panel-Level in Chip Preparation for Next on Large Panel-Level Package Jia Sang Weng, Cong-Wei Chen, Shih Yu Wang, Ping-Feng Yang, Jen-Kuang Fang, ASE / Taiwan TC4-2 Studies of the Twin Coherency on Electroless (111) Nanotwins Po-Shao Shih ¹ , I-En Chen ¹ , Chin-Li Kao ² , Yung-Sheng Lin ¹ , Yun-Ching Hung ² , C. R. Kao ¹ , ³ National Taiwan University, ⁴ ASE Group / Taiwan TC4-3 Smoothing of Plated Au Bumps Based on Template-Stripping for Low-Temperature Bonding Shogo Koseki ¹ , Kai Takeuchi ¹ , Le Hac Huong Thu ¹ , Takashi Matsumae ² , Hideki Takagi ² , Yuichi Kurashima ² , Takahiro Tsuda ² , Tomoaki Tokuhisa ¹ , Toshikazu Shimizu ¹ , Eiji Higurashi ¹ , ² Tohoku University, ³ AIST, ⁴ Kanto Chemical / Japan TC4-4 Superior Electrical Characteristics of Au-Sn Intermetallic Compound with Ultra-Thin Buffer Layer Structure in Eutectic Bonding Technology for 3D Integrated Circuits Applications Cheng-Yu Wei ¹ , Chiao-Yen Wang ¹ , Pei-Ru Lee ¹ , Mu-Ping Hsu ¹ , Yi-Chieh Tsai ² , Wun-Kai Wang ¹ , Kuan-Neng Chen ¹ , ³ National Yang Ming Chiao Tung University, ⁴ TXC / Taiwan	TD4: Power Electronics-3 TD4-1 <Session Invited> Wire Bondless WBG Power Devices With Sinterconnect Technology Ali Roshanghias, Silicon Austria Labs / Austria TD4-2 Cost-Performance Silver-Aluminum Composite Sinter Paste with Improved Joint Reliability in SiC Power Device Applications Chuantong Chen ^{1,2} , Fupeng Huo ¹ , Hiroaki Miyake ³ , Katsuki Suganuma ¹ , ⁴ Osaka University, ⁵ Tokyo City University / Japan TD4-3 Cancelled TD4-4 Investigates of Silver Sintered Process by Silver Thin Films and Nanotwinned Silver Thin Films Shin-Yi Huang ¹ , Yan-Cheng Lin ¹ , Ping-Chun Kao ² , Yung-Min Hsieh ¹ , Yu-Hua Wu ¹ , Fan-Yi Ouyang ² , Tao-Chih Chang ¹ , ³ ITRI, ⁴ National Tsing Hua University / Taiwan	TE4: DMR-M-2 TE4-1 Silica Fillers Embedded in Epoxy Mold Compound Cause Inner Stress Concentration Ayumi Haginiwa ¹ , Masaya Ukita ¹ , Keisuke Wakamoto ¹ , Yuya Shitashige ² , Keizo Arai ¹ , Ken Nakahara ¹ , ³ ROHM, ⁴ Resinouse Kasei / Japan TE4-2 Direct Observation of Copper Oxidation as a Cause of Delamination at the Interface of Copper and Epoxy Molding Compounds Keisuke Wakamoto, Masaya Ukita, Ayumi Haginiwa, Ken Nakahara, ROHM / Japan TE4-3 Thermomigration for Multi-Principal Element Solder with Low Melting Point Yifan Yao, Xingchao Mao, Yuanxing Duan, K. N. Tu, Yingxia Liu, City University of Hong Kong / Hong Kong TE4-4 Predictive Validity for Sintered Die-Attach Performance Based on Cross-Sectional Morphology Runhua Gao ¹ , Hiroaki Tatsumi ¹ , Takanori Kobatake ¹ , Minoru Ueshima ² , Hiroshi Nishikawa ¹ , ³ Osaka University, ⁴ Daicel / Japan
17:40	Poster Session & Sponsors Exhibition				
17:40	Poster Session & Sponsors Exhibition				
19:10	Poster Session & Sponsors Exhibition				

Registration

Registration Information

Early-Bird Registration Due: March 27th, 2025
 Pre-Registration Due: April 15th, 2025
 On-site registration is available from April 15th, 2025.

Registration Fees

Fees are shown as "Early-Bird [On-Site]". All registrations include complimentary conference proceedings and attendance to live sessions and receptions.

Members of JIEP/IEEE/iMAPS:	¥45,000 [¥52,000]
Members of Partner Organizations:	¥50,000 [¥57,000]
Non-Members:	¥60,000 [¥67,000]
Students:	¥20,000 [¥23,000]
Additional Welcome Reception Ticket:	¥10,000 / person

Partner Organizations: Japan Electronics and Information Technology Industries Association / Japan Electronics Packaging and Circuits Association / Japan Jisso Technology Transfer Association (to be confirmed) / Japan Society of Powder and Powder Metallurgy / Japan Welding Society / Optoelectronics Industry and Technology Development Association / Smart Processing Society for Materials, Environment & Energy / The Electrochemical Society of Japan / The Institute of Electrical Engineers of Japan / The Institute of Electronics, Information and Communication Engineers / The Japan Society for Precision Engineering / The Japan Society of Applied Physics / The Society of Chemical Engineers, Japan / The Surface Finishing Society of Japan

	Room A	Room B	Room C	Room D	Room E
8:30	Keynote IV: Recent Development Trend of FC-BGA Substrate With Chip-Let Structures Driven by HPC Applications				
9:15	Genjin Mago, Ajinomoto Fine-Techno				
9:15	Keynote V: Strategic Directions for Advanced Packaging				
10:00	Subramanian S. Iyer, University of California, Los Angeles				
10:00-10:10	Break				
10:10	<p>FA1: Advanced Packaging and Thermal Management</p> <p>FA1-1 <Session Invited> (50 min.) Innovations in Hybrid Bonding and Thermal Management for Advanced Packaging Kuan-Neng Chen, National Yang Ming Chiao Tung University / Taiwan</p> <p>FA1-2 <Session Invited> (50 min.) AI-Accelerated Multiscale Thermal & Mechanical Simulations for Advanced Packaging and IC Design Alexander J. Gaborie, DeepSim / US</p>	<p>FB1: Process Glass/Plating</p> <p>FB1-1 <Session Invited> JPCA Technology Roadmap for Glass Substrate Henry H. Utsunomiya, Interconnection Technologies / Japan</p> <p>FB1-2 <Session Invited> Low CTE Copper Electrodeposit Kazuo Kondo, Fine Feature Electrodeposition Research Laboratory / Japan</p> <p>FB1-3 Laser Applications in Micro-Machining of Glass Material Substrates Hsiang-Chen Hsu¹, Shih-Jeh Wu¹, Wen-Fei Lin², Shui-Cheng³, I-Shou University, ²E&R Engineering / Taiwan</p> <p>FB1-4 Predicted Cu Plating Thickness Distribution in Fan-out Panel Level Package with Global/Local Model Yi-Lun Hung, Yung-Sheng Lin, Min-Yan Tsai, Mingtzuang Kuo, Ling-yuan Chang, Chen-Chao Wang, Ping-Feng Yang, Chin-Pin Hung, ASE Group / Taiwan</p>	<p>FC1: Advanced Packaging-5</p> <p>FC1-1 Elimination of Leakage in NaOH-activated Cu/SiO₂ Hybrid Bonding for Plasma-Free Surface Activation Scheme Huai-En Lin¹, Yu-Xiang Huang¹, Wei-Lan Chiu², Hsiang-Hung Chang³, Chih Chen⁴, ¹National Yang Ming Chiao Tung University / Taiwan, ²ITRI / Taiwan</p> <p>FC1-2 Sub-100-nm Grain Size Electroplated Copper for Low-Temperature Bonding Applications Jian-Yuan Huang¹, Dinh-Phuc Tran², Kang-Ping Lee³, Emile Kuo⁴, Tsung-Chuan Chen⁵, Yao-Tsung Chen⁶, Stream Chung⁷, Chih Chen⁸, ¹National Yang Ming Chiao Tung University, ²Chemleaders / Taiwan</p> <p>FC1-3 Sintered Cu-to-Cu Joints Using Cu Dendritic Structure Formed by a Dynamic Hydrogen Bubble Template with Cetyltrimethylammonium Bromide Ji-Hyun Kim, Hiroaki Tatsumi, Hiroshi Nishikawa, Osaka University / Japan</p> <p>FC1-4 Investigation of Cu-to-Cu Bonding Featuring Indium Passivation and a Tin Diffusion Barrier Layer Y. C. Tseng¹, Y. S. Lin², Y. C. Hung², C. R. Kao³, ¹National Taiwan University, ²ASE Group / Taiwan</p>	<p>FD1: 5G, Wireless & Components</p> <p>FD1-1 A 28-GHz 2x2 Antenna Array Integrated with a Butler-matrix Beamformer IC Based on AIP Technology Wen-Chun Hsiao, Hong-Sheng Huang, Sheng-Chi Hsieh, Chen-Chao Wang, ASE Group / Taiwan</p> <p>FD1-2 Analysis and Optimization of a Compact 1x4 Array Antenna for 5G Application Hong-Sheng Huang, Wen-Chun Hsiao, Yu-Chang Hsieh, Chia-Ching Chu, Sheng-Chi Hsieh, Chen-Chao Wang, ASE group / Taiwan</p> <p>FD1-3 Evaluation of Effective Permittivity of Multilayer Strip-Line Structure with Air Layers Under Substrate Deformation and Prototype of Deformation Suppression Structure Ushiyama Taiyo¹, Sasaki Mai¹, Tomioka Sayu¹, Hazemoto Tsuyoshi¹, Ono Satoshi¹, Masui Sho¹, Kojima Takafumi¹, Sakai Takeshi¹, ¹University of Electro-Communication, ²National Astronomical Observatory Japan / Japan</p> <p>FD1-4 Effects of Magnetic Field Exposure on Emotional Responses in Living Organisms Daiki Hirabayashi, Yuno Matsuyama, Daisuke Yamada, Akiyoshi Saitoh, Takahiko Yamamoto, Tokyo University of Science / Japan</p>	<p>FE1: DMR-M-3</p> <p>FE1-1 High-Speed Ball Shear Mechanism on Ni-Au Substrate & Thermal Aging Effect Nien-Chun Lin, Hsin-Chih Shih, Ching-I Tsai, Chin-Li Kao, Chen-Chao Wang, C. P. Hung, ASE / Taiwan</p> <p>FE1-2 Study on the Global-Local Method with Critical Mesh Size Control for 3D Wafer-Level Packaging Simulation Time Reduction C. A. Yang, K. N. Chiang, National Tsing Hua University / Taiwan</p> <p>FE1-3 Advanced Short Defect Repair Techniques for Enhancing Yield in Packaging Architectures Adam Ginsburg, KLA / Israel</p> <p>FE1-4 Characterization of Signal Variations during the Self-Sharpening Process of Ceramic Diamond Grinding Wheels Yu-Kun Lin, Feng Chia University / Taiwan</p>
11:50					
12:40	Lunch Time				
12:40	<p>FA2: Die Level Hybrid Bonding Technology</p> <p>FA2-1 <Session Invited> Die to wafer Hybrid bonding: from challenge to a new industry standard Pavel Seroglazov, BESI / Netherlands</p> <p>FA2-2 <Session Invited> Hybrid Bonding for Heterogenous Integration Viorel Dragoi, Hiroshi Yamamoto, EV Group / Austria</p> <p>FA2-3 <Session Invited> Suss Direct D2W Hybrid Bonding solutions Muller Philippe, SUSS MicroTec Solutions / Germany</p>	<p>FB2: Interposer</p> <p>FB2-1 Multi-Stepped Solder Resist Patterning Technology for Advanced Package Meiten Koh¹, Yuya Suzuki², Yuji Toyoda³, ¹Taiyo Ink MFG. / Japan, ²Taiyo America / US, ³Mitsubishi Paper Mills / Japan</p> <p>FB2-2 Moisture Diffusion Analysis of FOCoS Package During Assembly Processes Dao-Long Chen, Tang-Yuan Chen, Fan-Yu Min, Wei-Hang Tai, Chen-Hung Lee, Chen-Chao Wang, Chih-Ping Hung, ASE / Taiwan</p> <p>FB2-3 Anti-oxidation for Copper by Galvanic Replacement Yu-hao Chou, Kun-yuan Zeng, Shih-kang Lin, National Cheng Kung University / Taiwan</p> <p>FB2-4 Adhesion Characteristics of Directly Sputtered Copper Seed Layer on Cycloolefin Polymer Using Atmospheric Pressure Plasma Treatment Akihiro Shimizu^{1,2}, Ushio, ²Gifu University / Japan</p>	<p>FC2: Advanced Packaging-6</p> <p>FC2-1 Development of Warpage Control Techniques in Multi-Chip Fan-Out System-in-Package (SiP) Using Redistribution Layer (RDL) Technology Jr-Wei Peng, Chih-Cheng Hsiao, Chin-Hung Wang, ITRI / Taiwan</p> <p>FC2-2 Advanced Packaging Solutions by Intergrating 2.5D/3D Chiplet, Wafer Panel Level Package T. Kubota, S. Hayashiguchi, Y. Kajikawa, S. Teramoto, K. Lzusawa, TOWA / Japan</p> <p>FC2-3 Cu Pillar Plating Process on Lare Panel Fan-Out for High Performance Computing application Powei Lu, Ming Tzong Kuo, Jeffrey Yang, Yuan Feng Chiang, Jen Kuang Fang, ASE / Taiwan</p> <p>FC2-4 A novel of UV Curable Wafer Back Side Protection Film Jun Maeda, Toshiki Inoue, Soki Sato, Shigeyuki Yamashita, LINTEC / Japan</p>	<p>FD2: Thermal Management-1</p> <p>FD2-1 <Session Invited> Thermal Resistance Across Semiconductor Interfaces in Electronics Zhe Cheng, Peking University / China</p> <p>FD2-2 Enhanced performance of high-power density semiconductor chips using CVD diamond heat spreaders Ian Friel, Element Six / United Kingdom</p> <p>FD2-3 Baking Temperature Optimization for Reducing Interfacial Thermal Resistance in Polymer/SiC Bilayer Structure Using Optical-Interference Contactless Thermometry (OICT) Jiawen Yu, Hiroaki Hanafusa, Seiichiro Higashi, Hiroshima University / Japan</p> <p>FD2-4 A Fundamental Study on Interfacial Properties of Indium Thermal Interface Materials Po-hsiang Juan, Kuan-chen Kung, Shih-kang Lin, National Cheng Kung University / Taiwan</p>	<p>FE2: DMR-M-4</p> <p>FE2-1 Simulation of CUF Fillet Height and Minimize Void on Reliability Tzu Chieh Chien¹, Yuan Hung Sun², Chao Lin Shih³, Hui Chung Liu⁴, Lu Ming Lai⁵, Kuang Hsiung Chen⁶, ¹ASE Group / Taiwan</p> <p>FE2-2 Sinusoidal and Random Vibration Analysis of SAC305 Electronic Assemblies Based on Printed Circuit Board Strain J-B. Libot, P. Milesti, Hooke Electronics / France</p> <p>FE2-3 Thermal Stress-Strain Behavior of Cu on Metallized Si₃N₄ Substrate Under Thermal Cycling Minh Chu Ngo, Hiroyuki Miyazaki, Kiyoshi Hirao, Tatsuki Ohji, Manabu Fukushima, AIST / Japan</p> <p>FE2-4 Optimized Flux-Less Bonding Process for High Throughput Using Simplified Equipment Kentaro Mihara¹, Takashi Hara¹, Katsumi Terada¹, Toyoharu Terada¹, Chienshuo Huang², Yuhao Lo³, Jun Mizuno⁴, ¹Toray Engineering / Japan, ²National Cheng Kung University / Taiwan</p>
14:20					
14:20					
14:30	Break				
14:30	<p>FA3: Glass PKG-3</p> <p>FA3-1 Examination of Panel-Level Manufacturing Methods for Glass Core Substrates Shun Mitarai, Kiwamu Adachi, Takahiro Igarashi, Kosuke Seki, Naoki Kakoiyama, Yuto Tanaka, Shuichi Oka, Masashi Nakazawa, Hayato Iwamoto, Sony Semiconductor Solutions / Japan</p> <p>FA3-2 <Session Invited> Challenge for Glass Core Substrate with the Stress Analysis and Reliability Satoru Kuramochi, Dai Nippon Printing / Japan</p> <p>FA3-3 <Session Invited> Multilayer Glass Technology for Advancing Packaging and Substrate Innovation Akira Tamura, FICT / Japan</p> <p>FA3-4 <Session Invited> Glass PKG Technology Trend & Core Items Tetsuya Onishi, Grand Joint Technology / Hong Kong</p>	<p>FB3: Printing Process</p> <p>FB3-1 Evaluation of Printing Characteristics of Inks Containing Plasmonic Nanoparticles Akinobu Yamaguchi¹, Toshiya Yasunaga², Kyoko Namura³, Motofumi Suzuki⁴, Takao Fukuoka⁵, ¹Toyo University, ²Aichi Gakuin University, ³Kyoto University, ⁴Archilys / Japan</p> <p>FB3-2 Silver-Based Metal-Organic Decomposition With 3D Inkjet Printing for Selective Package-Level EMI Shielding M.-H. Chen, W.-H. Wang, R.-J. Kao, Y.-E. Yeh, ASE / Taiwan</p> <p>FB3-3 Inducing Dynamic Percolation of Stretchable Printed Wires During Three-Dimensional Forming Rina Aida, Masahiro Inoue, Gunma University / Japan</p> <p>FB3-4 Fine Printing by Gravure Offset Using Low-Temperature Sintered Copper Shingo Ohshima, Chisato Oyama, Yoshihiro Ohyama, Ikeda Hideki, KOMORI, ³SERIAL / Japan</p>	<p>FC3: Advanced Packaging-7</p> <p>FC3-1 Next Generation Chiplet Technology Development: Focusing on Fine RDL Patterning M. Sasago^{1,6}, H. Nishizawa^{2,4,6}, T. Doi^{2,6}, M. Ozono^{3,6}, H. Kimuro^{3,6}, S. Yamamoto^{2,4}, K. Suzuki¹, S. Takahashi^{1,4}, Y. Minami^{1,6}, M. Yasuda^{1,6}, Y. Hirai^{1,6}, T. Saito^{1,6}, ¹Osaka Metropolitan University, ²Doi Laboratory, ³AIST Kyushu, ⁴Kyushu Institute of Technology, ⁵Lithotech Japan, ⁶RCS consortium / Japan</p> <p>FC3-2 Investigation From the Lithography of the Possible of Forming Less Than 8 μm Pitch Required for Advanced Packaging Yu Abe, Naoya Sohara, Ryotaro Takahashi, Toshimitsu Arai, Hiroseku Takamatsu, Ushio / Japan</p> <p>FC3-3 Approach of Graphic Dynamic Adjustment Integrate to Laser Direct Imaging Solution on 600MM Panel Fan Out Ping-Ching Shen, Sheng-Feng Huang, Ping-Feng Yang, Jen-Kuang Fang, ASE Group / Taiwan</p> <p>FC3-4 Advanced Post Overlay Compensation for Enhanced Lithography Overlay Accuracy for Next-Generation AICS Packaging John Chang, Keith Best, Xin Song, Timothy Chang, Onto Innovation / US</p>	<p>FD3: Thermal Management-2</p> <p>FD3-1 <Session Invited> Two-Phase In-Situ Thin Liquid Film Cooling for Computing Module With 600W/cm² Heat Flux Qidong Wang, Institute of Microelectronics of the Chinese Academy of Sciences / China</p> <p>FD3-2 Improvement of Air-Cooling Performance Utilizing Breathing Phenomenon Induced by Corrugated Lotus Copper Fins R. Kubota¹, K. Yuki¹, K. Yuki¹, T. Ogushi², M. Murakami², T. Ide², ¹Tokyo University of Science, Yamaguchi, ²Lotus Thermal Solution / Japan</p> <p>FD3-3 Cu/Diamond Composite Heat Spreader for Thermal Management of Advanced Electronic Devices Masato Sakai, Satoshi Teraji, Tasuku Hamano, Ishihara Chemical / Japan</p> <p>FD3-4 Cancelled</p>	<p>FE3: Materials for High Speed Application</p> <p>FE3-1 <Session Invited> Thin-Film Lithium Niobate based high-speed modulator and future perspective Rai Kou-Takahashi¹, Toshiya Murai¹, Kazumasa Takabayashi¹, Masahiko Imai, Guangwei Cong², Koji Yamada³, ¹AIST, ²Fujitsu Optical Components / Japan</p> <p>FE3-2 High-Speed Signal Transmission Fabricated by Silver-Seed Semi Additive Process Rei Tamura, Akira Murakawa, Norimasa Fukazawa, Wataru Fujikawa, DIC / Japan</p> <p>FE3-3 Material Property Extraction Using Microstrip Antennas for mm-Wave Applications Tian-Lin Zhang¹, Sung-Mao Wu², Bo-Yang Jheng³, Guan-Yu Hong³, National University of Kaohsiung / Taiwan</p>
16:10					
16:10					
16:30	Break				

	Room A	Room B	Room C	Room D	Room E
16:30	FA4: Automation Technology for Wafer/Panel Level Process FA4-1 <Session Invited> Reimaging and Transforming Package Assembly and Test Manufacturing Jeffrey S. Pettinato ^{1,2} , ¹ Intel / US, ² SATAS / Japan FA4-2 <Session Invited> Automated Material Handling System (AMHS) as Blood Vessels in a Semiconductor Factory Kenji Kumagai, Wataru Kitamura, Murata Machinery / Japan FA4-3 <Session Invited> Automation Technology for Wafer/Panel Level Process Shinichi Nakashima, DAIFUKU / Japan FA4-4 <Session Invited> Automated Material Handling System Mitsunori Harada, SHARP / Japan FA4-5 <Session Invited> Automatic Transportation AMR(Autonomous Mobile Robot) System For Advanced Back-end Processes Kazuma Nakaguchi, SINFONIA TECHNOLOGY / Japan	FB4: Adv. Cu Interconnect Technologies for Chiplets FB4-1 <Session invited> Chip-let Heterogeneous Integration Packaging Based on Fan-Out Interposer Technology Jung Won Lee, nepes / Korea FB4-2 <Session invited> Advanced Substrate for High Performance AI Computing System Yu-Hua Chen, Unimicron Technology / Taiwan FB4-3 <Session invited> Integrated Systems Approach from an Equipment Supplier's Perspective in the Advanced Packaging Era Ji Chul Yang, Hirota Satori, EBARA / Japan FB4-4 <Session invited> High-resolution direct-write system for advanced package by unique spatial light modulator Yuichi Nishimoto SCREEN Holdings / Japan	FC4: Advanced Packaging-8 FC4-1 Reliability and Warpage of High Density Package Using Organic Interposer for Heterogeneous Integration Yoshihiro Kobayashi, Shota Miki, Shinko Electric Industries / Japan FC4-2 RDL Formation Using Low Df Thermosetting Film (Progress of the Chiplet Integration Platform Consortium in Japan) Yusuke Naka ¹ , Meiten Koh ¹ , Yoichiro Kurita ² , Ichiro Kono ³ , Yasuhiro Morikawa ⁴ , Takafumi Fukushima ¹ , ¹ Taiyo Ink MFG., ² Institute of Science Tokyo, ³ AOI Electronics, ⁴ ULVAC, ⁵ Tohoku University / Japan FC4-3 Surface Modification for PI-to-PI Direct Bonding Yu-Kuang Chen, Chang-Ju Hsu, Jenn-Ming Song, National Chung Hsing University / Taiwan FC4-4 Advancements in Advanced IC Substrate Packaging: Systek ETS 1200 for Enhanced Performance and Sustainability Saminda Dharmarathna ¹ , Fengji Zhang ¹ , Maddux Sy ² , Charles Bac ³ , Brian Gokey ⁴ , Ernie Long ¹ , ¹ MacDermidAlpha Electronics Solutions / USA, ² MacDermidAlpha Electronics Solutions / Korea, ³ MacDermidAlpha Electronics Solutions / Taiwan	FD4: Thermal Management-3 FD4-1 <Session invited> Thermal Test Vehicles for Characterization of the Thermal Performance for Large Silicon Chips Dongkai Shangguan ¹ , Cheng Yang ² , Yin Hang ³ , ¹ Thermal Engineering Associates / US, ² STATS ChipPAC / Singapore, ³ Meta Platform / US FD4-2 Power Devices Sandwiched Between Silver-Diamond Parts for High Performance Power Modules R. Khazaka ¹ , A. Casado Ramoneda ^{1,2} , Y. Avenas ³ , T. Youssef ⁴ , C. Gautier ⁵ , S. Azzopardi ¹ , T. Murakami ¹ , M. Tamaru ¹ , Safran SA, ² Université Grenoble Alpes / France, ³ TECNISCO / Japan FD4-3 Thermal Transfer Analysis by Phonon Vibrations at Interface Between Filler and Resin in Thermal Interface Material Osamu Arai, Masashi Kitsunezuka, Akira Shintai, DENSO / Japan FD4-4 Verification of Differences in Thermal Resistance of Cascode Heat Packages Due to Heating Power Ratio of Heat Sources Aiko Shimada, Wasanthamala Badalawa, Yoshitaka Aoki, Tomoaki Hara, Siemens / Japan	
18:10					

Poster Session

Poster sessions will be held from 15:50-16:50 on April 16 and from 17:40-18:40 on April 17.

P01	Optimization of PVD SiCN Deposition for Cu/SiCN Hybrid Bonding Applications Junyoung Choi, Sun Jang, Dongmyeong Lee, Hoogwan Lee, Sarah Eunkyung Kim, Seoul National University of Science and Technology / Korea	P13	Within-Wafer and Within-Die Uniformity of Bond Strength for Hybrid Bonding Daiki Kobayashi ¹ , Junya Fuse ¹ , Yusuke Kondo ¹ , Yuki Yoshihara ¹ , Marie Sano ^{1,2} , Fumihiko Inoue ¹ , ¹ Yokohama National University, ² Kanagawa Institute of Industrial Science and Technology / Japan	P25	A Simple Method of Dielectric Constant Measurement Using a Microstrip Resonator Hiroki Matsuura, Koji Wada, The University of Electro-Communications / Japan	P37	Preparation of UCr ₂ C ₂ -Type Fluorescent Fiber (Na ₂ ·xK _{1-x} Li _{1-y} Li _{1-y} [Li ₂ SiO ₄]zEu ³⁺) by to Change the Ratio of K and Li by Electrospinning J. Y. Shih, Y. J. Zhu, C. L. Chung, J. D. Lin, I-SHOU University / Taiwan
P02	Exploring the Potential of Fly Cutting for Polymer Planarization in Cu/PDMS Hybrid Bonding Sun Jang, Junyoung Choi, Dongmyeong Lee, Hoogwan Lee, Sarah Eunkyung Kim, Seoul National University of Science and Technology / Korea	P14	Implementation of Double-Side Calibration and Measurement for Q-Band 50GHz Application Chia-Chu Lai ¹ , Sam Lin, Vito Lin, Andrew Kang, Yu-Po Wang, Siliconware Precision Industries / Taiwan	P26	Surface Treatment for Wafer Bonding Using Atmospheric Water Vapor Plasma Technology Wonyoung Choi, Bumki Moon, Seung ho Hahn, Youngjo Lee, Byeongtak Park, Jungshin Lee, Kyeongbin Lim, Samsung Electronics / Korea	P38	Mechanical Properties Characterization of Silicon Carbide Coated Graphite Composites for MOCVD Structural Design Kuo-Shen Chen, Hsua-N-Ting Huang, Wu-Jun Liu, Tzu-En Liu, National Cheng-Kung University / Taiwan
P03	Effect of Noble Metal Passivation Deposited by ECD on Cu Surface for Low-Temperature Cu-to-Cu Bonding Dongmyeong Lee, Junyoung Choi, Sun Jang, Hoogwan Lee, Sarah Eunkyung Kim, Seoul National University of Science and Technology / Korea	P15	The Application of Electric Feed-in With the Low Sensitivity and Low Spatial Resolution Probe Yu-Kai Kuo, Guan-Yu Hong, Tsai-Feng Wu, Shin-Shian Wu, Yu-Zhi Ma, Sung-Mao Wu, National University of Kaohsiung / Taiwan	P27	A Mild Surface Activation using Vacuum Ultraviolet Irradiation Under Redox Gases for Semiconductor Bonding Materials S. Endo, A. Shimizu, Ushio / Japan	P39	Interfacial Reactions in Sn/Ag/Cu Sandwiched Structure Yu-Xuan Yang, Chih-Ming Chen, National Chung Hsing University / Taiwan
P04	Advanced Package Solution Applied on High Performance Computing for Heterogeneous Integration Chen Chao Wang, Chih Yi Huang, Hung Chun Kuo, Ming Fong Jhong, Fu Chen Chu, Chung Hung Lai, Hung Hsien Huang, Lee Hsu Yang, Chih Pin Hung, ASE Group / Taiwan	P16	Efforts to Improve the Accuracy of Simulation Technology for Package Substrates by Acquiring Realistic Material Properties Satoshi Nakamura, Aki Tanaka, Kyocera / Japan	P28	Optimization of Au-Ag-Pd Alloy Wire Bonding for Stacked NAND Flashes Min-Chen Huang ¹ , Ruenn-Bo Tsai ¹ , Jin-Bao Wang ² , Chao-Yung Wang ² , Tsung-Jen Kang ² , ¹ National Sun Yat-sen University, ² Orient Semiconductor Electronics / Taiwan	P40	Development of Indium-Based Low Temperature Solder Alloys Under Martian Conditions: Overview Jiye Zhou ¹ , Xin F. Tan ¹ , Stuart D. McDonald ¹ , Tetsuro Nishimura ² , Kazuhiro Nogita ¹ , ¹ The University of Queensland / Australia, ² Nihon Superior / Japan
P05	Study of Low Temperature Cu-to-Cu Bonding using Reducing Plasma Pretreatment Hoogwan Lee, Dongmyeong Lee, Junyoung Choi, Sun Jang, Sarah Eunkyung Kim, Seoul National University of Science and Technology / Korea	P17	Monopole and Loop Feed-In Substrate Integrated Waveguide Splitter Design Yi-Chang Tsai, Sung-Mao Wu, National University of Kaohsiung / Taiwan	P29	Development Fine Pitch Organic Hybrid Bonding Application Chih-Jing Hsu ¹ , Che-Ming Hsu ¹ , Min-Tzu Hsu ¹ , Hsu-Nan Fang ² , Yuan-Feng Chiang ² , Jen-Chieh Kao ³ , Yung-I Yeh ⁴ , Kazuaki Ebisawa ⁵ , Makiko Irie ⁶ , ¹ ASE Group / Taiwan, ² Tokyo Ohka Kogyo / Japan	P41	Basic Investigation to Simplify the Prototype of Fat-Equivalent Electromagnetic Phantom for Microwave Mammography Kotomi Inada, Takahiko Yamamoto, Tokyo University of Science / Japan
P06	Low-Temperature Femtosecond Laser Processing for Enhanced Via Hole Morphology in Semiconductor Packaging Taesik Kim ^{1,2} , Jaebom Lee ^{1,2} , Seon-Jin Choi ² , Jiyong Park ^{1,3} , ¹ KITECH, ² Hanyang University, ³ Korea National University of Science and Technology / Korea	P18	Design and Experimental Verification of Electric Near Field Probe Bing-Wei Chen, Sung-Mao Wu, National University of Kaohsiung / Taiwan	P30	A Transceiver IC Development for Wired Data Communication Using Mode Division Multiplex Transmission Method Ryoma Sakida ¹ , Hayato Yatabe ² , Yuki Fukumoto ² , Tohru Matsushima ² , Takefumi Yoshikawa ¹ , ¹ Toyama Prefectural University, ² Kyushu Institute of Technology / Japan	P42	Effects of Current Mode and Electrodes on the Properties of Electroplated Fe-Ni Invar Alloy Na-Young Kang, Jae-Ho Lee, Hongik University / Korea
P07	Heterogeneous Integration of Magnetic Spin Wave and CMOS Chips into a Hybrid Computing System Christian Voigt ¹ , Martin Hempel ¹ , Ruben Kahle ² , ¹ Technical University of Berlin, ² Fraunhofer IZM / Germany	P19	Process-Oriented Simulation and Warpage Mitigation Strategies for Fan-Out Package-on-Package (FOPoP) Technologies Mei-Ling Wu, Jin-Yu Wu, National Sun Yat-sen University / Taiwan	P31	The Post Mold Cure Effect on the Microstructural and Mechanical Properties of Ag and Cu Joins ByeongChan Kim ¹ , YehRi Kim ¹ , Dongjin Kim ¹ , KITECH, ² Korea University / Korea	P43	Surface Treatment of AlN Filler for Improvement of Reliability in Silicone Resin Composites M. Takakusaka, I. Masada, Y. Iizuka, T. Hamasaka, A. Sakamoto, G. Hamasaka, Tokuyama / Japan
P08	Signal Integrity Enhancement of Die-to-Die Interconnection by Using a Vertically Asymmetric Pattern Jaewon Lee ^{1,2} , Kihun Ok ¹ , SoYoung Kim ¹ , ¹ Sungkyunkwan University, ² Samsung Electronics / Korea	P20	Blue Microfluidic Electrogenerated Chemiluminescence Cell Using a Fluorescent Emitter and a Redox Mediator Ayari Tobori ¹ , Sara Yamaguchi ¹ , Ryoichi Ishimatsu ² , Takashi Kasahara ¹ , ¹ Hosei University, ² University of Fukui / Japan	P32	Application of Indium Sheet Thermal Interface Material in Advanced Semiconductor Packaging Wen-Yu Teng, Debby Li, Jackson Lee, Liang Yih Hung, Andrew Kang, Don Son Jang, Yu-Po Wang, SPL / Taiwan	P44	Estimation of Adhesive Strength and Thermal Cycling Lifetime with Molecular Dynamics Simulation and Finite-Element Analysis for Sintered Cu and Sintered Ag Dai Ishikawa ¹ , Hideo Nakako ¹ , Thomas Blank ² , Felix Steiner ³ , ¹ Resonac / Japan, ² Karlsruhe Institute of Technology / Germany
P09	Simulation of Signal Integration and Power Integration in Advanced Packaging Circuit Design Shu-Chin Huang, Sung-Mao Wu, National University of Kaohsiung / Taiwan	P21	Adhesion of Si and Lithium Niobate via Perhydropolysilazane for Photonic Substrate Fabrication Kei Hishinuma, Kai Takeuchi, Eiji Higurashi, Tohoku University / Japan	P33	Preparation of Fluorine-Free, Transparent, Hydrophobic Coatings as Protectors for Electronic Packaging Chih-Feng Wang ¹ , Meng-Hang Tsai ¹ , Sheng-Hsiang Hsu ¹ , ¹ National Sun Yat-sen University, ² ASE / Taiwan	P45	Silver Paste Transferability During Imprinting Using PDMS Replica Mold H. Komatsu, D. Sakai, N. Shimoishizaka, CONNECTEC JAPAN / Japan
P10	Analysis of Parasitic Effects in Packaging With RDL Jun-yu Chen, Sung-Mao Wu, Shin-Shian Wu, National University of Kaohsiung / Taiwan	P22	Indium Through Si Via for Quantum Chiplet Integration Yugi Otake ¹ , Mai Thi Ngoc La ¹ , Kenta Hayama ¹ , Jowesh Avisheik Goundar ² , Fumihiko Inoue ^{1,2} , ¹ Yokohama National University, ² Semiconductor and Quantum Integrated Electronics Research Center / Japan	P34	Evaluation of the Oxidation Resistance of Cross-Linked Gelatin-Coated Copper Particles Tatsuya Yamaguchi, Hiroki Tsukamoto, Tetsu Yonezawa, Hokkaido University / Japan	P46	Solid-State Mg Heat Sink Direct Cooling Bonding with Refill Friction Stir Spot Bonding for Power Inverters Shihun Park ¹ , Shin-II Kim ¹ , YehRi Kim ¹ , Seungyeop Back ¹ , Dongjin Kim ¹ , KITECH, ² Korea Automotive Technology Institute / Korea
P11	Parametric Investigation of Surface Morphology in Through-Glass Vias (TGVs) Fabricated via Femtosecond Laser Processing Jaebom Lee ^{1,2} , Taesik Kim ^{1,2} , Seung Hwan Lee ² , Jiyong Park ^{1,3} , ¹ KITECH, ² Hanyang University, ³ Korea National University of Science and Technology / Korea	P23	High-Precision Thin-Film Bending Sensor with Fully Sliding Packaging Structure for Robotic Surgical Endoscope Hao Liu ¹ , Michitaka Yamamoto ¹ , Toshihiro Itoh ¹ , Seichi Takamatsu ² , ¹ The University of Tokyo / Japan, ² State University of New York at Binghamton / US	P35	Characterization of Chitin or Chitosan/PCL Nanofibers Prepared by Electrospinning K. H. Wu, C. Y. Wu, C. L. Chung, I-SHOU University / Taiwan	P47	Research on System Circuit Thermal-Electric Analysis Based on Non-contact Near-Field Measurement Cheng Hsuan Liu ^{1,2} , Sung Mao Wu ^{1,2} , ¹ Micro Electronic Packaging Laboratory, ² National University of Kaohsiung / Taiwan
P12	Cu Metallized Glass Core Evaluation & Testing Method T. Onishi ^{1,2} , A. Okimoto ¹ , K. Inoue ¹ , T. Watanabe ¹ , M. Takayama ¹ , ¹ Koto Electric / Japan, ² Grand Joint Technology / Hong Kong	P24	High-Speed Signal Transmission Comparative Analysis of Huray and Grasse Models for Copper Foil Surface Roughness Yu-Zhi Ma ¹ , Shin-Shian Wu ¹ , Lung-Shu Huang ² , Tsai-Feng Wu ¹ , Sung-Mao Wu ¹ , National University of Kaohsiung / Taiwan, ² InnoX / Taiwan	P36	PFAS-Free Assembly Material Development Wei-Chun Chen, Han-Gung Chen, Fenny Liu, Liang-Yih Hung, Andrew Kang, Yu-Po Wang, Siliconware Precision Industries / Taiwan		